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ABSTRACT 
This thesis examines the models for the satur-. 
ation region of operation of the MOS transistor. An 
array of metal-gate CMOS transistors was designed 
and built to provide actual measurements for compar-
ison with the various models. An automated data-
acquisition set-up was developed to obtain current 
and output conductance data. For comparison of 
measured data to theory, a program was written to 
plot transistor curves based on several models. 
Finally, a parameter-extraction technique for the 
determination of the saturation point and saturation 




The metal-oxide-semiconductor (MOS) transistor 
is the major component of todav's VLSI circuits, 
Recent advances in processing technology have made 
possible very short and narrow channel transistors. 
With the coming of very short channel lengths, and 
consequently, so-called "short-channel effects," 
there is a great need for a better understanding 
of the physical mechanisms of device operation. In 
particular, due to the new interest in analog MOS 
circuits, as well as concern over power-dissipation 
in digital CMOS circuits, there is a need to better 
understand the operation of the MOSFET in its for-
ward active (or saturation) region of operation. 
The need for device modeling had been realized 
very early in the history of the integrated-circuit. 
With a computer-aided-design (CAD) methodology, many 
circuit designs could be tried before an optimum 
design was chosen, without large expenditures in 
resources and time in integrated-circuit processing. 
With the advent of VLSI, this methodology has become 
virtually essential. The much-used CAD program, 
- 2 -
SPICEZ.G employs a model of transistor operation which 
has evolved over this era of shrinking channel lengths, 
/19/. Little has been reported as to the accuracy of 
this model for prediction of device operation. In add-
ition, there is still the question of whether the model 
is founded upon good physical ideas of device operation. 
Recent two-dimensional simulations of short-channel · 
devices may suggest that different formulations may be 
needed to correctly, (in terms of device physics), des-
cribe device operation. For example, current saturation 
may be more correctly ascribed to the 2-D concept of 
"field-reversal" rather than that of "pinch-off," /26/, 
/1/. (Murphy uses the term "pinch-down," indicating the 
fact that the carrier density at the end of the channel 
cannot be exactly zero, /23/.) 
There are two problems which must be considered when 
modeling the saturation region of operation of a MOSFET. 
The first is to determine where the transition point from 
linear to saturation regions exists, in terms of terminal 
voltages. That is, to determine VDSS in terms of VGS and 
VBS" The second is to determine the current and output 
conductance of the device in its saturation region of 
operation. In terms of device phenomenai the first prob-
lem is a consideration of pinch-off, ·and velocity satur-
- 3 -
ation or, in general, whatever causes the current of the 
device to saturate. The second problem is a considera-
tion of the effect 'of channel-length shortening. 
The thrust of this thesis is to consider these 
problems for medium channel length devices. At the 
limits of this discussion are the very long channel 
device, where pinch-off is the dominating phenomenon 
in the saturation of current, and the very short 
channel device, where velocity saturation is the 
main cause of current saturation. The divisions be-
tween short and long channel devices are not very 
definite, and are dependent upon both geometry and 
processing.parameters. 
In the case of medium channel length devices, 
various models have been derived to describe the 
effects of pinch-off, velocity saturation, and channel-
length shortening. One of the first derivations was 
by Reddi and Sah, /24/. Their formulation approxi-
mated the channel-length shortening to be that of 
a reverse-biased p-n junction. However, additional 
contributions to the fields in the pinch-off region 
are due to the presence of the carriers themselves 
and the gate fringing field. More accurate two-dim-
ensional derivations have been presented by Merckel, 
- 4 -
/21/, Frohmann-Benchkowsky and Grove, /9/, and 
Hoefflinger, /11/, /12/, /13/. In each of these 
formulations, two more or less empirical parameters 
must be obtained to des.cribe the effect of channel-
length shortening. The form of Merckel's and 
Hoefflinger's descriptions of the channel-length 
shortening are equivalent. The present model used 
in SPICE2.G, level 3, uses this more recent descrip-
tion of channel-length shortening, /19/. Most 
recently, two-dimensional and three-dimensional 
simulation programs have been used to examine the 
various phenomena involved in the drain region, /1/, 
/15/, /25/, /26/. 
This thesis examines the various models which 
have been formulated to describe the saturation region. 
In particular, the model used in SPICE2.G is examined 
closely, in terms of its validity and accuracy to 
predict the operation of measured transistors. 
An automated measurement system has been designed 
and built, which has provided transistor data. CMOS 
devices used in these measurements were designed and 
fabricated in this laboratory. 
In addition, a transistor model parameter-extract-
- 5 -
ing technique and program have been developed for 
parameters in the linear and saturation regions of 
operation. A program has been written to plot 




MODELS FOR THE MOS TRANSISTOR IN SATURATION 
. Traditionally, modeling the MOS transistor has 
taken the ·form of defining two regions of the operat-
ing device. In figure 2.1, the source region extends 
from the edge of the source to the so-called "pinch-
off" point. The drain region extends from this point 
to the drain. The pinch-off point has been defined in 
various ways, /12/, /16/, /19/. Recently, it has been 
defined as the point where the gradual-channel hypo-
thesis begins to fail; that is, where the lateral field 
gradient begins to contribute to the charge in the 
space-charge region, /16/. This is expressed: 
d E 
dy y 
K finite (2-1) 
where Ey and Ex are the lateral and normal fields, 
respectively. The gradual~channel approximation cor-
responds to an infinite K. 
The drain region is analogous to a lateral bipolar 
junction transistor's collector region. Here, injected 
carriers disappear into a high field region, so that 
the population of the carriers at the edge of the 
depletion region is very small. In the MOS 
- 7 -
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figure 2.1 Drain and Source Regions. Top: Metal-
gate MOS transistor; Bottom: 
Simplified structure, showing sim-
ulated equipotential contours, from 
/26/ 
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transistor, the injecting mechanism is the channel. 
However, in the case of the MOS transistor, a cross-
section of the drain region is a two-dimensional region, 
while the channel is considered to be one-dimensional. 
The field in the drain region tends not only to pull 
carriers to the drain, but also to push them into the 
bulk. 
The complete problem of determining the nature 
of the field in the drain region, and the size of the 
region, includes: 1) the contribution of the donor or 
acceptor ion charges, 2) the contribution of the mobile 
carriers, 3) the contribution of the gate and bulk 
voltages, 4) the geometry of the structure, and 5) the 
determination of the boundary be~ween the source and 
drain regions, in terms of the condition (2-1). 
The complete problem has been numerically simu~ 
lated using both two-dimensional and three-dimensional 
programs, /1/, /15/, /25/, /26/. However, these 
simulations are time-consuming and do not provide the 
output conductance. Nevertheless, the programs ignore 
the artificial separation of the device into a drain 
and source region, and have provided the basis for more 
convenient models, /16/. 
The operation of aMOS transistor, once it has 
- 9 -
entered its saturation region, is such that the potential 
at the end of the channel, VDSS' is the same as the 
potential at the drain when the device first started 
to move into saturation. Since the source region has 
become shorter due to a widening of the drain region, 
the device appears to have a shorter channel, and hence 
conducts more heavily, (see figure 2.1). This is the nat-
ure of the output conductance of the device in_·its satur~­
tion region. For a very long channel device, ch~nnel­
length shortening has a negligible effect on the effective 
channel length. Hence, the very long chann-el device 
has very small output conductance in saturation. 
For medium to short channel lengths, the channel-
length shortening has a noticeable effect on the char-
acteristics, and the devices do not really "saturate" 
in current. That is, there is an increase of current 
with an increase of drain bias, even after the defined 
"saturation p'oint" has been reached. 
For very short channel length devices, there is 
another effect which will cause current saturation. 
When the longitudinal field in the channel itsel~ 
becomes much greater than the critical field, the 
carriers reach a saturation velocity. Current sat-
uration has incorrectly been attributed solely to this 
- 10 -
effect in SPICE2.G, /19/. To first order, channel-
length modulation will have no effect in this situation. 
(To higher order, however, even with a lateral field in 
the channel equal to the critical field, carriers have 
still not reached· a saturation velocity.) 
Six different models have been studied in this 
thesis. The model used in SPICE2.G defines a channel-
length shortening which is the same in form as that 
found in the derivations.of both Merckel, /21/, and 
Hoefflinger, /12/. The definitions of the saturation 
voltage, VDSS' are the same in the Merckel and SPICE2.G 
model. However, these derivations of the saturation 
voltage assume carrier velocity saturation at the end 
of the channel. This is correct for very short channel 
devices, as noted before, but channel-length shortening 
will have no effect on the output conductance of these 
devices; (assuming carrier density and channel thickness 
at the end of the channel remain constant). 
Hoefflinger's assumption, on the other hand, is 
that the longitudinal field at the end of the channel, 
(see figure 2.1), Eg, (the "pinch-off field"), may be 
somewhat higher than the critical field, ECRITL(bulk), 
but proportional to it by a constant,Y , over a range of 
gate voltages, /11/. In a newer version of this model: 
- 11 -
Eg = (1 + g)Vnss/L 
g = 2qNSUBL 
KE.si ECRITL (bulk) 
(2-2) 
(when carriers neglected) 
where K is from equation (2-1), /12/. 
The model authored by Frohmann-Bentchkowsky and 
Grove, /9/, is based on the fact that the field in the 
drain region has lateral contributions from E1 , E2 , and 
E3 , (see figure 2.1), which are fields due to the drain-
to-depleted~bulk, gate-to-channel, and gate-to-drain 
potential differences, respectively. The model assumes 
that the contributions of E2 and E3 are proportional to 
that of E1 by two fringing factors, Af and Bf, respect-
ively. Experimentally, Af and Bf were found ·to be rel-
atively process independent. This approach has been 
taken up by Liu, et. al., in the CSIM model, /20/. 
The model of Murphy, /23/, applies to hot-electron 
devices, where velocity saturation causes current sat-
uration. 
Finally, the model offered by El-Mansy and Booth-
royd, /6/, which has been improved upon by Ko, Muller, 
and Hu, /16/, solves a Poisson's equation in a pseudo-
two-dimensional drain region, where boundary conditions 
are given on a rectangular drain region, (see fig. 2.2). 




ll Drain region 
4 
I< Drain b.L 
Boundary: 
1. Separation between source and drain 
regions. V = VDSS 
2. Semiconductor-insulator interface 
3. Drain metallurgical junction. V = VDS ~ 
4. V = E = 0. 
figure 2.2 El-Mansy Boothroyd drain region 
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table 2.1 Summary of Transistor Models 
a. Effects considered 
Model: 
SPICE2.G 
Merckel, Borel and Cupcea 
Hoefflinger 
Murphy 
Frohmann-Bentchkowsky and Grove 













b. Saturation voltage 
(SPICE2.G, Merckel) 
I I = (V + V ) - .,IV 20 + V 20 VDSS. X y X y 
v = 
X 
A l,Y = _ ___:..:.__ _ _ 
411 VBS I+ 12tt>B I 
ECRITL(surface) 
(Hoefflinger) 
IVGS - VTHI v = X y 
- 1 
L•E 







(Frohmann-Bentchkowsky and Grove) 
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(El-Mansy and Boothroyd) 
v - v 
I I y X Vnss = vx + 1 + F(t0x/L) 
vx = surface potential at source 
v = surfac~ potential corresponding to pinch-of£ y 
(0 mobiJ e .r.harge) 
F :=::. 30 
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c. Drain current in saturation region: 
(SPICE2.G, Hoefflinger, ·and Merckel) 
In = Inss 
_.:::...::...::._ _ 
(1 - IlL ) 
!:· 
IlL= Hl(IIVns - Vnssl + H2 2 - H2 J 
Hl = a 
/KAPPA 
H2 = Hl·Eg/2 






KAPPA = 1 + ID 
rx 
Q w c 













(Frohmann-Bentchkowsky and Grove) 
1nss I = -=:;..:~--
D (1 - 6L. ). 
. L 
(
1 1Vns - vnssl ) 




(El-Mansy and Boothroyd) 
ID = IDSS exp(~L'/L) 
Ml = IE 5 ix173c0x 
M2 = Ml•E g 
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A derivation of the channe.l-length shortening, 
as done by Merckel will be given here. As mentioned 
before, the form of the result is the same as that 
found in the SPICE2.G model, as well as Hoefflinger's 
model. Merckel's derivation takes into account the 
contributions of stationary ions and mobile carriers 
to the fields in the drain region. The contribution 
of the carriers is analogous to the Kirk effect in 
bipolar transistors, where the carriers modulate 
base-width. 
Merckel assumed a simplified geometry for the 
saturated transistor, as shown in figure 2.3. The 
source region, or channel, extends from the edge 
of the source (AF) to the pinch-off point (BE). In 
this region, a constant channel thickness, d, is 
assumed. The drain region extends from (BE) to the 
edge of the drain (CD). 
Within the drain region, there is assumed to be 
a constant density of ionized impurity atoms, NSUB, 
and a density of mobile carriers, NC(y), over the 
trapezoidal region BCDE. These carriers are also 
assumed to have only a longitudinal velocity, so 













figure 2.3 Simplified MOS structure for Merckel's analysis 
.. 
J(y) = (2-2) 
where: 
W = channel width 
x(y) = depth of the·trapezoid at y 
= 
(
X -d) ~y+d 
x. = effective collecting drain jun~tion depth 
J 
d = effective channel depth at end of channel 
L = channel length shortening 
Further assuming that the carriers have reached 
their saturation velocity, vSAT' within the drain region, 
due to the high field, the current density may also be 
expressed: 
(2-3) 
The two-dimensional Poisson equation for the drain 
region now becomes: 
2 ·~ V(y) = 
dy 
= -





The·boundary condit~ons are: 
1. V(o) =.VDSS 
2. V(6L)' = VDS 
3. dV(d) = 










Using boundary condition (2-Sc) 
dV(y) - (b lk). dy ECRITL u = -
Integrating again: 










[~] 2 {~[1n[~] 1] + ~} 
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. . 
Using boundary conditions (2-5a) and (2-5b): 
I 
KAPPA = (1 + D) IX 
0 w c ~-'o = l-lo L ox 
,·, 




Solving (2-9) forb.L: 
~--------------------------~2 
ECRITL (bulk)) . 
, ex + ( ex !RAPPA • ~L = {KAPPA 
The function: /KAPPA 
ECRITL(bulk) J 
(2-10) ex 
. s • (1-r) 
-R.n r -(1-r) 
is plotted in figure 2.4. As may be seen from the figure, 
G become~ smaller.with the ratio of xj to d, when the ratio 
of xj to tax is constant, but larger when the ratio of 
d to tax is constant. This means that Merckel's model 
predicts a lower value· of G when xj is on the order of the 
channel depth .. A lower value of G,· ac~ording to ~he model, 
will mean a larger KAPPA, and con.sequently a lowered 
channel-length shortening, and output conductance. 
The parameter xj should be regarded as an effective 
collecting drain junction depth, since, as recent two-
dimensional simulations have shown, /26/, the depth of 
a region of uniform carrier density (in x) in the drain 
region is not as large as the actual metallurgical drain 
junction in many cases. Hence, it may be advisab!e to 
regard the parameter IX as an empirical fitting parameter 





















A parameter-extraction type of approach to the 
modeling of devices produced by a processing facility 
will make use of measurements of typical devices over 
various operating conditions. For linear region 
operation, one technique of obtaining the long-channel 
parameters makes use of output conductance measurements 
at very low drain voltages, /30/. This bias condition 
gives the advantages of low series resistance inter-
ference, and a truly linear characteristic with gate 
voltage: 
= (3-1) 
wherein one has· the option of using either gdso vs VGS 
or In vs VGS measurements. 
For medium and short-channel devices, one or two 
additional parameters must be determined to account 
for the operation of the device in saturation. A 
sensitive parameter-extraction technique for obtaining 
the saturation voltage and the two-dimensional form-
- 28 -
factor, KAPPA, is presented in the next section. 
This approach could, ideally, make use of drain current 
vs drain bias measurements together with the first 
and second derivatives of the drain current with respect 
to drain voltage; that is: In• gds' and gds' vs Vns· 
A lock-in technique would perhaps be a means of pro-
viding all three types of measurements at the same 
drain voltage. However, the approach taken in this 
work has been to collect In and gds vs Vns data only, 
and numerically differentiate the output conductance 
data. The philosophy here is that: the fewer and 
simpler the measurements, the more applicable such a 
method might be to a real-life parameter extraction 
situation. 
Collection of In measurements alone can be a 
problem, however. As shown in figure 3.1, numerical 
differentiation of In vs Vns data to obtain gds gives 
results which, whe~ compared with the gds vs VDS data 
in figure 3.5, compares favorably as to the range of 
values, but poorly as to accuracy at these ranges. 
The problem, here, is that the accuracy of the data-
acquisition system is limited on its lower end by the 
number of bits of resolution. When high values of 
drain currents are to be measured, the relative value 
- 29 -
of the least-significant-bit is pulled up. A 
differential measurement system circumvents this 
problem. In this method, differences in drain 
current and voltage are amplified and then converted 
to digital data. The differential measurement tech-
nique is described in Appendix B, and has been used 
to take the measurements pictured in figures 3.3, 
3.~, and 3.5, and Appendix E. 
The devices measured were from an array 
of metal-gate CMOS transistors fabricated in this 
laboratory. The process sequence was developed 
and used for the first time in this laboratory with 
this test-pattern, and is described in Appendix A. 
Apart from the desire to obtain information about the 
quality of the CMOS process, was the desire to de-
velop an automated model parameter-extraction technique. 
This has been partially realized, in the form of the 
IGV measurement technique, described in Appendices B, 
C and D, and the parameter-extraction technique des-
cribed in Chapter 4. 
IGV measurements have been taken for p-channel 
and n-channel devices for devices in the array, all 
with a designed width of 50 urn, and different lengths. 
The measurements for a (designed) 50 um wide by 6 urn 
- 30 -
long p-channel transistor are shown in figures 3.3, 
3.4, and 3.5. The rest of the measurements from 
the array is in Appendix E. The data for the p-
channel transistor will be used to demonstrate the 























Differentiated ID vs VDS data 
gds~ vs Vds 
-P50x6 - - - - -
~ 
Vds (V) 
figure 3.2 Differentiated gds vs VDS data 
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Vds CV) 
figure 3.1 Differentiated ID vs VDS data 

















figure 3.2 Differentiated gds vs VDS data 
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figure 3~3 P50x6: In vs VDS 
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JI_ds vs Vds 




-r I ---0 I 
.c 
e I ~ ..,...._...__ 







.. ~ ~ it N n 
Vds CV) 





I I ,.... 
>· 




m I I 
' "" "0 I H 
I I 
I I 
~' ' I I 
e£+0 .. 1 I I 111!1 I I I 11111~11 II Ill; I 
~ ~ ~ ~ m m i!i + ..... 
m 
- N 1'1 .... on 
Vds (V) 







With respect to the SPICE2. G model, there is ', 
basically only one parameter to extract for the sat-
uration region. This is KAPPA, which is found in the· 
expression for the channel-length shortening: 
H 1 = a I ./KAPPA 
H2 = Hl•E /2 g 
Eg =linsslgdss·L\ 
a = l 2e:si/qNSUB 
(4-1) 
The major problem in determining KAPPA is that 
very often, expecially with short channel devices, it 
is difficult to determine exactly when the device 
saturates. It has been found that the equation for 
v088 found in the SPICE2.G model has difficulty in 
describing the saturation point, at least for the 
6 um channel length device investigated. 
- 35 -








= 6s\ V GSV th 1 + 
0 A = 
~I I v SB I+ I 2 <PB I 
An approach for determining VDSS .arid also Hl/L, 
and thus KAPPA, directly from measurements has been 
developed, and will be described here. It has been 
found that KAPPA, as proposed by Merckel's model, 
depends on drain current, and to mor~ accurately model 
a device, this must be taken into account. 
If equation (4-1) is differentiated, one obtains: 
d 6L = CIVJ)SL 
With I' D 
Hl/L (4-3) 
, differentiation gives: 
- 36 -
din IDSS d (~L) (4-4a) = gds c: (1- ~i;> 2 dVDS crvns L 
In d 
<¥-> (4-4b) = Inss dVDS 
C?mbining (4-3) and (4-4b): 
-----2-I I 2Jvns-vnss+H2 D ·- JlS.S . . 




1 1 . (4-6) 
Define: 
F1 _ (2) 2 
gds (4-7a) 
From (4-5): 
F1 = (4-7b) 
Define: 
I 
F2 : .\ _Q_ -____.::;1~--
. gds d 1n +1 






F3 :: IF2/Fl (4-9a) 
From (4-7) and (4-8): 




1 Zg I )?,_z (4-10) = In ds 
rn gds 
If F3 is plotted vs In, then a sharp minimum 
separates the linear region from the saturation region, 
and in the saturation region, F3 is a straight line, 











F3 :: IF2/Fl (4-9a) 
From (4-7) and (4-8): 
F 3 = (H 1 I L ) • I 2Inss n (4-9b) 
Rewriting (4-9a): 
(4-10) 
If F3 is plotted vs In, then a sharp minimum 
separates the linear region from the saturation region, 
and in the saturation region, F3 is a straight line, 









F3 ha~ been plotted using the data from a 6 um 
channel length p-channel transistor, and its model. 
The results are shown· in figures 4.2 and 4.3. As 
can be seen from figure 4.3, the minimum is not con-
stant, as predicted by SPICE2.G, but decreases with 
drain current. Once F3 has been plotted, a linear-
regression may be obtained for a best-fit line through 
the origin and points in the saturation region. 
This will have: 
Hl 
Slope = 2·L·In 
ss 
Y-interc~pt = 0 
Since the value of the minimum, Hl/2L, is easily 
obtained from the plot, IDSS may ?e obtained with 





Id VS Vds: 
PMOS BOOTH I I 
·. ~ ...... :-.•' . ·,- ....... Vds ( V) .. .... ~:. 
figure 4.1 
. ·., . ..,. ··- ....... . 
Simulated characteristics 
for P50x6 device 
I.d C A) . 
• ...... 't• 




:, ...... " ... 
ld vs: Vd£ 
PMOS BOOTH 
I i 
.· . .- ....... Vds(V) ; .......... 
figure 4.1 Simulated characteristics 
for P50x6 device 
I.d C A) . 
. ... . ~. 
figure 4.2 F3 vs ID: simulation 
- 40 -
5£:-91 




. . .... . Ids CA) . 





Parameters were extracted for transistors from the 
transistor array, (described in Appendix A). First, 
long-channel parameters were extracted from the two 
50 urn wide by 100 urn long devices. The resulting para-
meters. are given in table 4.1, and a comparison between 
simulated curves and measurements is shown in figures 
4.4, 4.5, 4.6, and 4.7. 
An analysis of the 6 urn long p-channel transistor 
on the same array using the extraction technique just 
described was done. A plot of extracted VDSS vs VGS 
is shown in figure 4.8. A straight line was fit to the 
points of the curve with: slope=l.05, x-intercept=3.49. 
The x-intercept. corresponds to V th ~-n :.the SPICE2. G model 
for Vnss· The interesting result is that the extracted 
saturation voltages are larger than what is predicted 
by the SPICE2.G model. Figure 4.9 is a plot of4Inss vs 
VGS" A linear fit to this curve indicates negligible 
velocity saturation effects. Figure 4.10 is a plot of 
L4 KAPPA2 vs Inss· Merckel's model predicts that KAPPA 
has a linear dependence upon drain current, However, 
empirically, from these measurements, KAPPA seems to have 
a square-root dependence.on drain current. Using: 
KAPPA 
In m 
= (1 + y-) 
X 
, with m = .5 
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Ix may be determined by a straight-line fit to the points 
of figure 4.10. Figure 4.11 is a plot of EgL vs VOSS' 
Using equations (2-2), from Hoefflinger's model, g and 
K, (which is the ratio of the normal to the lateral field 
gradients at the "pinch-off" point), may be found by 
a linear-regression ·to the points of figure 4.11, passing 
through the origin. 
The resulting parameters are listed in table 4.1. 
The higher than expected saturation voltages· may be 
the result of measurement problems, such as series resist-
ance. However, long-channel transistor measurements were 
accurately reproduced by one of the models, (figures 4.4, 
4.5, 4.6, and 4.7), and this possibility seems unlikely. 
It may be possible to conclude that the saturation point 
actually occurs at a higher drain voltage than is pres-
ently predicted by SPICE2.G, for short to medium channel 
length transistors. In any case, this work has shown the. 
value of a direct determination of the saturation voltage. 
The f~ct that the extracted KAPPA values had a 
square-root dependence on drain current may mean that 
a different distribution of mobile carriers than that 
assumed by Merckel' s derivation, (see chapter 2)... is. appro-
priate. 
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figure 4.8 Extracted VDSS vs VGS 
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figure 4.8 Extracted VDSS vs VGS 




~ I ~2[-83~--------------------4~~------------------~, 
V~s <V> 


























figure 4.11 EgL vs VDSS (extracted) 
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figure 4.10 L4KAPPA2 vs 1DSS (extracted) 
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table 4.1 · Extracted parameters 
Parameter: N50xl00: P50xl00: P50x6: 
f3 o ( JJA/V2) 7.962 3.3 69.49 
VTO (V) 1.497 -3.8 -3.672 
:\ (IV) 3.735 .6159 
JJ 0 (em 2 IV • s) 765.786 489.6 
~ 
e5 (1/V) .00457 00 .005 
L (JJm) 100 100 3.358 
IX (JJA) 1. 269 
g 2.926 
K 1. 657 
CHAPTER 5 
CONCLUSIONS 
All of the models for the saturated MOSFET studied 
in this thesis seem to have difficulty in accurately 
determining the saturation point. In the case of the 
SPICE2.G model, an empirical parameter, vSAT' must be 
adjusted for fitting transistor data to the model. 
This problem has led to a method for accurately deter-
mining the saturation point directly from drain .current 
and output conductance d~ta. Once the saturation point 
has been determined, this technique allows the satura-
tion parameter, KAPPA, to be found. It is felt that 
this extraction technique may be easily used in a real-
world parameter-extraction situation. 
From actual measurements from an ·array of CMOS 
metal-gate transistors, it has been found that the 
parameter KAPPA varies with drain current. This is 
predicted by Merckel's model, but not by the SPICE2.G 
model. However, empirically, KAPPA seems to follow a 
square-root dependence upon drain current rather than 
a linear one, as predicted by Merckel. A new analysis 
certainly seems to be needed. 
In addition, this work has provided tools in the 
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form of THEOPLOTS, the transistor curve plotting program, 
and the -IGV measurements technique for automatically 
obtaining transistor data, for further study of these 
problems. New models may be .easily added to THEOPLOTS 
in order to determine their accuracy. The IGV measure-
ment technique might be upgraded to a lock-in technique, 
where noise problems might not be so great. 
Finally, measurements on more devices are needed 
to better characterize the parameter-extraction technique. 
It would be interesting to look at the dependence of the 
saturation parameters on substrate bias, junction depth, 
oxide thickness and other variables. Different types 




CMOS PROCESS AND TEST-PATTERN 
The devices used in this work were designed, 
layed-out on an Applicon 860 interactive graphics 
system, and fabricated in this laboratory. An 
array of CMOS metal-gate p-channel and n-channel 
transistors .. with various lengths and widths was 
designed such that 10 devices share common gate, 
source, and bulk pads. The p-channel and n-channel 
transistor cells are shown in figure A.l. The lay-
out of the transistor array is shown in figure A.2. 
Designed widths were: 6 urn, 12 urn, 26 urn, and 50 urn. 
Designed lengths were: 4 urn, 6 urn, 12 urn, 26 um, and 
50 um. ~vo 50 urn wide by 100 urn long transistors 
were also designed for extraction of long-channel 
parameters, shown in figure A.3. 
The CMOS metal-gate process is listed in table 
A.l and a cross-section of the process is shown in 
figure A.4. 
Finally, a photomicrograph of the fabricated 
array is shown in figure A.5. 
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Cross-section of CMOS metal-
gate process 
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table A.l CMOS metal-gate process 
Level: Steps: 
0 Intrinsic getter 1. Clean and HF etch 
2. 5KA oxide (wet, 1100C,40m) 
3. Anneal (N2,700C,l6h) 
1 p well (xj=lO urn) 1. Photo 1 (etch oxide) 
2. Clean 
3. Diffusion (B,900C,l5m) 
4. Etch glass 
5. 5KA oxide (wet,ll00C,40m) 
6. Drive-in (1150C,24h) 
2 p+ source arid drain 1. Photo 2 (etch oxide) 
2. Clean 
3. Diffusion (B,900C,30m) 
4. Drive-in/Ox (dry,llOOC,lh) 
5. Etch glass 
6. 3KA oxide (wet,ll00C,20m) 
3 n+ source and drain 1. Photo 3 (etch oxide) 
2. Clean 
3. Diffusion (P,900C,30m) 
4. Drive-in/Ox (dry,llOOC,lh) 
5. 3KA oxide (wet,ll00C,20m) 
4 Gate and Contact Windows 1. Photo 4 (etch oxide) 
2. Clean 
3. lKA oxide (dry,l000C,90m) 
4. Anneal (N2,1000C,30m) 
5. P-glass (P,900C,l5m) 
5. Contact Windows 1. Photo 5 (etch oxide) 
6. Metal 1. lOKA aluminum 
2. Photo 6 (etch aluminum) 
3. Sinter (400C,30m) 
- 55 -
~ .. J ~ :l f.l 
;! 
~; ):::. 
"' ~ ;::::J.~ I• ~~-b ~II H I [ li ~ ~ ;;:; ill I Iii :o~ Itt bJil I ll I :II 
~ ul 111!&~ ~It~-~ IIJ: bh~ li 
~~ lli~~~l! I~ ~!I l 
;~ J 11!:4~ ~ 1: IT bq IlL ~ ~ - li .1 We::;~·~: ts ~~1 ~ : 1=1 I-I= 
I:O:UIII Wt :~pi: qu ~·I I I[ I:!. li t-
tJl II'-"' . o- I) 1: .:..1- ~J I I If 1-. 1\o:: ~-I~ 
~ - I: ~ I~ }o{OJ ~J: ·~ pI! c lr :.jj:l Jl IlL 
~ tJ ,i-l.i ~il JJ.lu: -IJII w~l,~ PI; r~ I= 










In order to obtain drain current and output 
conductance data, an interface circuit was designed 
and built. The circuit performs a hardware differ-
encing of current and voltage as opposed to a soft-
ware differentiation. This technique is called 
Correlated Double Sampling, (CDS). 
A schematic of the circuit is shown in figure 
B.l, and a block diagram of the circuit is shown in 
figure B.2. The first stage of the circuit consists 
of op-amp #1, resistor RF, (a switch is provided to 
select ~a or ~b for different DC current ranges), 
and capacitor CF. Drain bias is supplied via VDSAFPLY, 
the voltage from a DAC-controlled power supply. Drain 
current is converted to a voltage: 
A capacitor, CF, limits the bandwidth of the input 
stage to reduce the input noise (due mainly to op-amp 
#1 noise current). 
The second stage is a subtracter circuit consisting 
of op-amp #2 and resistors R1 , R2 , R3 , and R4 . This 
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stage subtracts the applied VDS from v01 : 
A hardware subtract is preferable to a software 
subtract since v01 may be close to VDS in value 
at low current levels. The drain current is read at: 
and the actual drain current is found by dividing 
v02 by the value of RF in software. 
The last stage.differences v02 and the applied 
Vns· The differences are then amplified via op-amps 
#3 and #4. Waveforms for driving this stage are 
shown in figure B.3. The operation of the top diff-
erencing circuit is described here. At time t 0 , a 
reset pulse, ¢, closes a CMOS analog switch, setting 
the right side of capacitor cca to ov. The left side 
of the capacitor charges to voltage v02 (1). At time t 1 , 
the switch is opened, (clamp operation). At tim~ t 2 , 
Vn8APPLY is incremented by a. small value and a resulting 
V02 (2) is applied to the left side of the capacitor. The 
voltage at the non-inverting terminal of op-amp #3 
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is now: 
Finally, this difference is amplified and sampled 
at time t 3 to provide: 
The small increment in Vn8APPLY is also differenced 
and amplified to provide an accurate term: 
The actual output conductance is determined in 
software by: 
=~In = READ.6ID (1 + Rg/R7) gds 
t::Nns READ.6VDS (1 + R6/Rs5RF 
A short triax connection to the drain of the· 
transistor under test is made in an effort to reduce 
noise on the input to the differencing circuit. A 
shielded probe-station surrounds the tested devices. 
Sources of tested devices are grounded to the probe-
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station shield, and the analog circuitry is referenced 
to this ground via the middle lead of the triax cable. 
In additional consideration of noise: low-noise op-amps, 
precision metal-film resistors, and batteries were used. 
At each bias point, ten measurements are taken. 
The maximum and the minimum of these are discarded, and 
the remaining eight are averaged. This. provides some 
smoothing of the measurements. 
The ADC employed had 10 bits of resolution. The 
differencing technique described here allowed accurate 
measurements down to 10-B mho, which would not be 
possible by measurement of drain current alone. The 
major limitation in the technique seems to be noise on 
the front-end. 
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IGV MEASUREMENTS USER'S MANUAL 
The IGV measurement box and program were developed 
to take measurements of 4-terminal MOS transistors. 
There are three different types of measurement modes, 
designated "CURVE-TRACER", "DIFFERENTIAL", and "TRANS-
CONDUCTANCE'.'. 
In !!CURVE-TRACER" mode, v0S is swept over a range 
of values. VGS or VBS is incremented after each VDS 
sweep. I 0 , VDS' VGS' and VBS are measured at each 
VDS' VGS' and VBS" 
In "DIFFERENTIAL" d V . t mo e, DS ~s swep over a range 
of values. VGS or VBS is incremented after each VDS 
sweep. This incrementing of voltages is the same as 
that in the "CURVE-TRACER" mode . .6.I0 , .6.VDS' VGS' and 
VBS are measured at each VDS' VGS' and VBS" The output 
conductance, gds' is determined by division of.6.I0 by 
.6.VDS. 
In "TRANSCONDUCTANCE" mode, VGS is swept over a 
range of values. VBS is incremented after each ~GS 
sweep. v0S is set at a particular (low) value, such 
as 100 mV. 
.6.ID' b.VDS' VGS' and VBS are measured at 
each VDS' VGS' and VBS" The output conductance, gdso' 
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is determined by division of In by Vns· 
Each mode is summarized in table C. 1· .. 
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table C.l Summary of IGV Measurement Modes 
MODE: SET: INCREMENTED: SWEPT: MEASURED: 
CURVE-TRACER VBS or VGS VGS or VBS VDS ID, VDS' VGS' VBS 
DIFFERENTIAL VBS or VGS VGS or VBS VDS .6ln' .6.VDS' VGS' VBS 
TRANSCONDUCTANCE VDS VBS VGS .6.ID ' .6.V DS ' VGS' VBS 
0'1 
0'1 
The use of the IGV measurement box and program 
is explained here in a step by step procedure. 
1. Figure C.l shows the initial setup. The HP9836 
computer is connected via the HPIB interface 
bus to 3 DAC's and one ADC. The DAC's control 
3 programmable power supplies. Device numbers 
of each DAC correspond to device numbers labeled 
on respective cable jacks on the side of the 
IGV box. 
2. Adjust DAC zeroes: 
a. Send these three commands from the HP9836: 
i. OUTPUT 707 USING "4Z";2000 
ii. OUTPUT 709 USING "4Z";2000 
iii. OUTPUT 710 USING "4Z";2000 
b. Connect a DVM to controlled supplies and adjust 
each DAC "ZERO ADJUST" to give OV. 
3. Adjust DAC full-scales: 
a. Send these three commands from the HP9836: 
i. OUTPUT 707 USING "4Z";2999 
ii. OUTPUT 709 USING "4Z";2999 
iii. OUTPUT 710 USING "4Z";2999 
b. Connect a DVM to controlled supplies and adjust 
each DAC "FULL-SCALE ADJUST" to give 5V. 
- 67 -
{ HPIB J 
5 1:. n 1 
ADC (706) DAC DAC DAC D (707) (709) (710) Channel: 
1 2 3 4 rev HP9836 
~ ~ I ~ J i\ .... 7 ~ .,.. • 7 
Power Power Power "" 
Supply Supply Supply '-.; 
l I 
r User I '" '" ·II 'II 
J (/) cr. C!> .ji :> 




figure C.l IGV measurement setup 
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figure C.l IGV measurement setup 
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4. Connect IGV box to basic setup as shown in figure 
C.!. 
5. Adjust Op-amp offsets: 
a. Send these commands from the HP9836: 
i. OUTPUT 707 USING "4Z";2000 
ii. OUTPUT 706 USING "41, K"; "O" 
b. Open all red DIP switches except #8; close 
blue DIP switches 1 and 4; open blue DIP 
switches 2 and 3. 
c. Turn ·IGV box on. 
d. Connect a DVM.to each op-amp output lead (pin #6) 
and adjust trim pots on board to give OV at 
each output. See figure C.2 to locate appro-
priate pots. 
6. Adjust Subtracter stage: 
a. Send this command from the HP9836: 
OUTPUT 707 USING "4Z";2999 
b. Connect a DVM to op-amp number 2 output lead 
(pin #6) and adjust pot on front of box to give 
OV. See figure 0.2 to locate op-amp #2. 
7. Probe a 4-terminal MOSFET at probe station. Check 
for good contact on an external curve-tracer, if 
possible. 
8. Connect probe station cables to IGV bcx as shown in 
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I cca I I CCb 
figure C.2 IGV circuit board layout 
(OA: op-amp; OS: offset adj.) 
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figure 0.1. Note: Source of device is grounded 
to probe station shield as shown. 
9. Load "ProgiGV" program from disk. 
10. Enter EDIT mode to check on plotting limits and 
appropriate gains and resistor values for each 
mode. Program lines 1470 to 2030 contain these 
values. 
11. Table C.2 contains appropriate switch positions 
for each mode. In addition, gains and resistor 
values depend upon switch positions given in the 
table. These must correspond with the values 
given in the program. 
12. RUN program: 
a. Select mode by touching soft-key #7. 
b. Select print-out of data option by touching 
soft-key #6. 
c. Display information about set-up by touching 
soft-key #1. 
d. Start measurement by touching soft-key #2. 
i. Enter device name. 
ii. Each unsealed measurement is displayed on 
the screen during the measurement process. 
Measurements may be saturated if "1024" 
appears in any slot. This means that ADC 
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limits are being exceeded by one of 
the output voltages being presented 
to it, and may be corrected by chang-
ing values of RFB or GAIN!. 
iii. Enter disk file to which data is to be 
written. 
e. Send a plot of resulting data to printer by 
touching soft-'key 4}5. 
f. Load previously taken data from disk by 
touching soft-key 4}4. 
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IGV PROGRAM LISTING 
ProgiGV, the driver program for taking IGV 
measurements is listed in figure D.l. A summary of 
the program is given below. 
LINES : EXPLANATION: 
From: To: 
10 - 320 
340 - 890 
910 - 2220 
2230 - 3120 
3130 - 3900 
3910 - 4410 
Initialize flags and mode. Dimension 
arrays. 
Set up soft-keys and 
(SIT) Wait in endless loop for soft-key 
interrupt. 
(INITI) Determine ADC and DAC channels 
and resolutions appropriate for mode. 
Set up bias and measurement limits 
appropriate for mode. Pack or unpack 
limits depending upon LOAD FLAG. 
(SETUP) Print out measurement setup and 
calculated measurement limits and res-
olutions. 
(MEASURE) Measurement subroutine. 




4420 - 4860 
4870 - 5220 
5230 - 5290 
5300 - 6990 
7000 - 7046 
7050 - 7168 
urements and print out unsealed results. 
(SCALER) Scale measurements based upon 
. ADC and DAC resolutions. 
(PRINTO) Printout set of measurements. 
If FPRINT is true, then output to 
printer; otherwise, output to screen. 
(ENDER) Measurement complete. 
(PLOTR) General plotting subroutine. 
(DATADISK) Subroutine to create file, 
store data, and close file or to open 
file, load previously taken data, and 
close file. 
(MODE_PLOT) Subroutine to load and plot 
data previously taken. 
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10 I I-G-V CHARACTERISTICS PROG.RAH 
20 LAST REVISION@ 11-10-82 
30 I FILE NAME • "ProgiGV" 









130 Ender•4840 140I#################INITIALIZE FLAGS, ETC.###################Q## 
170 Paper•701 
180 Screen•! . . 
190 Form feed$•CHR$(12l 
200 DUMP-DEVICE IS 701 
210 PRINTER IS 1 
220 OPTION BASE 1 
230 DEG 
240 DIM Numbers(4l,Gains(4l,Limits(10l,Igv(1000,5) 
250 DIH.Xxxl100l,Yyy!100l,Vds(100l,Vgs!100l.Vbs<100l,Ids(100l,Gds<100> 
260 DIM Vtemp( 10 l, Gtemp( 10), !temp( 10 l, Dtemp( I 0) 




320 Hode$•"DIFFERENTIAL" 330 !########################################################## 
340 ON KEY 1 LABEL "Print Setup",1 GOSUB Key1 
350 ON KEY 2 LABEL "Heasure",2 GOSUB K~y2 
360 ON KEY 3 LABEL "End",3 GOSUB Key3 
370 ON KEY ·4 LABEL "LOAD DATA",3 GOSUB Key4 
380 ON KEY 5 LABEL "Send Plot",2 GOSUB K~y5 
390 ON KEY 6 LABEL "Pr1nt <on/off)",2 GOSUA Key6 
400 ON KEY 7 LABEL "MODE CHANGE".2 GOSUB Key7 410 !########################################################## 
420 Sit: I 
430 PRINT TABXY<50,1l;Hode$;" MODE • 
440 Z$•"will " 
450 IF Fprlnt•O THEN ZS•"won't" 
460 PRINT TABXY<50,2l;" data ";Z$;" be printed 
470 GOTO Sit 
480 '*************************~*****~**************** 
490 KeyO: I 
500 RETURN 
510 Keyl:l print setup 
520 IF Finit•O THEN GOSUB Initi 
530 GOSUB Setup 
540 RETURN 
550 Key2:! measure 
560 Load_flag•O 
570 IF Finit•O THEN GOSUB Initi 
580 GCLEAR 
590 GOSUB Measure 
600 GOSUB Ender 
610 RETURN 
620 Key3:! ender 630. GOSUB Ender 
640 RETURN 
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650 Key4: I load data 
660 Load_flag•1 . 
G70 CALL Datadlsk1Node5,Devlce$,Numbers(*),Gains(*),LJmJts(*l,Igv(*),Load_flag) 
680 GOSUB InJtJ · 
690 CALL Hode_plot(Hode$,0evice$,Numbers(fl,LJmJts(•),Igv(*)) 
700 RETURN 
710 KeyS: I send plot 
720 OUTPUT Paper;Form_f~ed$ 
730 DUHP GRAPHICS 
740 RETURN 
750 Key6: ! print <on/off) 
760 FprJnt•NOT Fprint 
770 RETURN 
780 Key?: ! mode change 
790 GCLEAR 
BOO XS•Hode$ 
810 IF X$•"TRANSCONOUCTANCE" THEN Mode$•"DIFFERENTIAL" 
820 IF X$•"CURVE-TRACER" THEN Mode$•"TRANSCONDUCTANCE" 
830 IF XS•"DIFFERENTIAL" THEN Mode$•"CURVE-TRACER" 
840 GOSUB InJti 
850 RETURN 
860 KeyS: I 
870 RETURN 
880 Key9: ! 
890 RETURN 
900 '*********~***************************************•********•****** 
910 InitJ:I*********************************************************** 920 FJnJt•1 




970 Adc_vb .. 1 
980 END IF 





1040 END IF I 









ADC CHANNEL <--- Vgs 
ADC CHANNEL <--- Vds 
ADC CHANNEL <--- Ids,dlds 
1140 !---------------------------------------------------------------1150 DIM Adc_res<4l I ADC CHANNEL RESOLUTIONS IV) 
1160 Adc_res<1l·.OOI I -IV TO +IV 
1170 Adc_res(2l•.0025 ·I -2.5V TO +2.SV 
1180 Adc_res < 3 l •. 005 I -SV TO +SV 
1190 Adc_res<4>·.010 ! -lOV TO +lOV 
1200 DIH Dac_res<3> I DAC RESOLUTIONS <V> 
1210 Dac_res(l)•.OOS I 0 TO SV <D_TO_A 707> 
1220 Dac_res<2l•.OOS I 0 TO SV <D_TO_A 709) 






























































































































































































































Setup: !**************************************************~********* OUTPUT Screen;Form_feed$ · ! FORH-FEED SCREEN 
PRINT "******~ I-V MEASUREMENT USING I-V BOX ************" 
PRINT 
PRINT "SETUP:" 
PRINT II drain OF OUT <----> BOX ··our··· 
PRINT 11 gate OF OUT <----> ADC CHAJmEL • ;Adc_vg 
PRINT " 1--> DAC-CONTROLLED VOLTAGE SOURCE" 
PRINT " source OF OUT <----> BOX ""GND""" 
IF Mode$•"CURVE-TRACER" THEN 
PRINT " bulk OF OUT 
PRINT • 
END IF 
PRINT • BOX " 11 Vds READ"" 
PRINT • BOX ""lds/dids"" 
IF Hode$•"DIFFERENTIAL" THEN 
PRINT • bulk OF OUT 
PRINT • BOX ••vos READ"" 
PRINT • BOX ""Ids/dids"" 
PRINT • BOX ••ubs/dVds 1111 
END IF 
IF Hode$••TRANSCONDUCTANCE• THEN 
PRINT • bulk OF OUT 
·.··. 
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<----> ADC CHANNEL ";Adc_vb 
!--> DAC-CONTROLLED VOLTAGE SOURCE" 
<---- > ADC CHANJlEL " ; Adc_vd 
<----> AOC CHANNEL ";Adc_ld 
<----> VOLTAGE SOURCE" 
<----> ADC CHANNEL "•Adc vd 
<----> ADC CHANNEL .:Ad~-dl 
' -<----> ADC CHANNEL ";Adc_dv 









1--> DAC-CONlROLLED VOLTAGE SOURCE" 
<----> ROC CHANNEL ";Adc_di 
<----> ADC CHANNEL ";Adc_dv 
2490 END IF 
2500 PRINT " BOX ""PHir"" 
2510 PRINT " BOX ""VdS APPLY"" 
2520 PRINT 
<--~~ ADC RVS CHANNEL" 
<----> DAC-CONTROLLED VOLTAGE SOURCE" 
2530 PRINT " INTERNAL SWITCH SETTINGS: <":Mode$;" MODEl" 
2540 PRINT " RED DIP SWITCH "; 
2550 IF Hode$•"CURVE-TRACER" THEN PRINT "1,2·0N 3,4,5,6•0FF" 
2560 IF Hode$•"DIFFERENTIAL" THEN PRINT "1,3,4•0N 2,5,6•0FF 
2570 IF Hode$•"TRANSCONDUCTANCE" THEN PRINT "1,3,4·0N 2,5,6•0FF" 
2580 PRINT 
2590 PRINT "**************~PRESS ""ENTER"" TO CONTINUE*******" 
2600 INPUT XS 
2610 OUTPUT Screen:Form_feed$ 
2620 PRINT "ADC LIHITS: 
2630 IF Hode$•"CURVE-TRACER" THEN 
2640 Vix•Adc_res(Adc_id)~lOOO 




2680 PRINT " ABStVDSl <• ";Vdx;" V";TABt30l;Vdx;" mV" 
2690 PRINT" ABStVGSl <• ";Vgx;" V";TABC~Ol;Vgx;" mV" 
2700 PRINT" ABStVBSl <• ";Vbx;" V";TAB<30l;Vbx:" mV" 
2710 PRINT "ABStiDSl <· ";Vix/Rfb•1.E+6;" uA";TABt30l;Vix*1000/Rfb;" uA" 
2720 END IF 
.2730 IF Hode$•"DIFFERENTIAL" THEN 
2740 Vix•Adc_res<Adc_dil*1000 
2750 Vvx•Adc res(Adc dv)•tOOO 
2760 Vdx•Adc:res(Adc:vdl•1000 
2770 Vgx•Adc_restAdc_vg)~1000 
2780 PRINT • ABStVDSl <· ";Vdx;" V";TABC30l;Vdx;" mV" 
2790 PRINT "ABS<VGSl <· ";Vgx;" V";TABC30l;Vgx;" mV" 
2800 Qq•Vix/(Jump•Rfb•Gainil*1.E+3 
2810 Pp•Oq•(Gainv/Jump)*1.E-3 
2820 PRINT " ABS(gdsl <• ";Pp;" mhos";TAB<30l;Qq;" umhos tAT Voutt·OVl" 
2830 END IF 





2890 PRINT "ABS<VDSl <· ";Vdx;" V":TABt30l;Vdx;" mV" 
2900 PRINT "ABS<VGS> <• ";V~x;• V";TABC30l:Vgx;" mV" 
2910 PRINT " ABS<VBSl <• ";Vbx;" V";TABt30l;Vbx;" mV" 
2920 Qq•Vix/(Jump•Rfb•Gaini)*1.E+3 
2930 Pp•Oq*(Gainv/Jump)*l.E-3 
2940 PRINT " ADStgdsl <• ";Pp;" mhos";TABt30l;Qq;" umhos tAT Vout1•0Vl" 
2950 END IF 
2960 PRINT 
2970 PRINT "DIFFERENTIAL JUHP-SIZE·~;Jump*lOOO;"mV" 
2980 PRINT 
2990 PRINT "PLOT LIMITS:" 
3000 PRINT • Vds: ";Vdsmin+Jump;"V TO ";Vdsmax;"V STEP ";<Vdsmax-Vdsmin-Jump)/C 
Nvd-l+tNvd•lll;"V" 
3010 PRINT " Vgs: ";Vgsmin;"V TO ";Vgsmax;"V STEP ";tVgsmax-Vgsminl/tNvg-1+(Nvg 
·lll;"V" 
3020 PRINT " Vbs: ";Vbsmin;"V TO ";Vbsmax;"V STEP ";tVbsmax-Vbsminl/tNvb-1+CNvb 
·lll;"V" 
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3030 IF Hode$•"CURVE-TRACER" THEN 
3040 PRINT" Ids: ";Idsmin*1.E+6:"un TO ";Idsmax•l.E+6;"uA" 
3050 END IF 
3060 IF Hode$•"DIFFERENTIAL" THEN 
3070 PRINT • 'Gds: ";Gdsmin*1.E+3;"mmho TO ";Gdsmax•1.E+3;"mmho" 
3080 END IF 
3090 IF Hode$•"DIFFERENTIAL" THEN 
3100 PRINT • Gds: "iGdsmin*1.E+3;"mmho TO ";Gdsmax•1.E+3j"mmho" 
3110 END IF 
3120 RETURN 
3130 Measure:!~******************************************************* 
3140 OUTPUT Screen;Form_feed$ 
3150 INPUT "DEVICE TITLE",Device$ 





3220 END IF 





3280 END IF 





3340 END IF 
33SO ! 3360 F·~o~R~B~-~1~T~O~Nv~b--------------------~I~V~b-s~C~87l--------------------- . 
3370 Z•2000+INTCC8-1l/!Nvb~I+CNvb•1ll*CVbsmax-Vbsminl/Dac_resCDac_vb>l+INTCVbsmJ 
n/Dac_resCDac_vb)) 
·3380 OUTPUT 710 USING "4Z";Z I DAC: output Vbs 
3390 ! 3400 F~OR~I~-~1~T~O~N7v-g-----------.--------~!07V~g-s~C~l~l----
.3410 Z•2000+INTCCl-1l/CNvg-1+(Nvg•1ll•CVgsmax-Vgsminl/Dac_resCDac_vg)l+INT(VgsmJ 
n/Dac_resCDac_vg)) 
3420 OUTPUT 709 USING "4Z";Z I DAC : output Vgs 
3430 I 3440 F~OR~J~-~1-=TO~N~v~d------------------~I~V~d-s~lJ~l-----
3450 Z·2000+INTC(J-1)/CNvd-1+lNvd•l))*CVdsmax-Vdsmin-Dac_resCDac_vdl*DJumpl/Dac_ 
res(Dac_vdll+DJump+JNTCVdsmin/Dac_res(Dac_vd)} 
3460 FOR K•l TO Ntemp I Average Ntemp CVds,Vgs,Vbs,lds,gdsl's 
3470 ! DIFFERENCING CKT 
3480 OUTPUT 706 USING "#,K";"O" ADC switch : PHis • closed 
3490 LET Z·Z-Diump 
3500 OUTPUT 707 USING "4Z";Z DAC : output Vdsl 
3510 I-IAIT .OS 
3520 OUTPUT 706 USING "#,K";"N" ADC switch : PHis • open 
3S30 LET Z·Z+DJump 
3540 OUTPUT 707 USING "4Z":Z I DAC : output Vds2 
3541 I-IAIT • OS 
3550 l------------------------------------------------------
3560 OUTPUT 706 USING "#,K";"H";Ppl;"AJ" I measure Vgs 
3578 ENTER 796 USING "#,W"•GtempCKI I enter VgsCKl 358 OUTPUT 06 USING "#,Kh;"H";Pp2;"AJ" measure Vds OR Vbs 
3590 ENTER 706 USING "#,W";VtemplKl I enter Vds<Kl OR Vbs<Kl 
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3600 OUTPUT 706 USING "#,K";"H":Pp3;"AJ" I measure 
3610 ENTER 706 USING "#,H":Itemp!K> I enter 
3620 OUTPUT 706 USING "#,K":"H":Pp4;"AJ" I measure 
3630 ENTER 706 USING "H,H";Dtemp!K) ·! enter 
3640 NEXT K 
3650 GOSUB Average 
3660 GOSUB Scaler 
3670 NEXT J 
Ids OR dlds 
lds<K> OR dids!K) 
Vbs OR dVds 
Vbs<K> OR dVds<K> 
3680 OUTPUT 707 USING "4Z•;2000 reset Vds 
3690 l----------------------------------------------------------------------3700 IF Hode$•"CURVE-TRACER" THEN' 
3710 Axes_flag•(l•1) 
3720 CALL Plotr(Vds(•),Jds(~),Nvd,Vdsmin.Vdsmax,ldsmin,Idsmax,Axes_flag,•Vds ( 
V)","Id (A)","ld vs Vds",DeviceS,"LIN","LIN","LINE") 
3730 GOSUB Printo 
3740 END IF 
3750 IF Hode$•"DIFFERENTIAt" THEN 
3760 Axes_flag•(I•l) 
3770 ·CALL Plotr(Vds(*),Gds(•),Nvd,Vdsmln,Vdsmax,Gdsmin,Gdsmax,Axes_flag,"Vds <: 
V)","Gds (mho)","Gds vs Vds",Device$,"LIN","LOG","LINE") 
3780 GOSUB Printo . 
3790 END IF 
3800 NEXT I 
3810 OUTPUT 709 USING "4Z":2000 · I RESET VGS 
3820 IF Hode$•"TRANSCONDUCTANCE" THEN 
3830 Axes_flag•tB•I) 
3840 CALL Plotr(Vgs(*1,Gds<•>,Nvg,Vgsmin,Vgsmax,Gdsmln,Gdsmax,Axes_flag,"Vgs I 
V)","Gds Cmho)","Gds vs Vgs",DevlceS,"LIN","LIN","LINE") 
3850 · GOSUB Printo 
3860 END IF 
3870 NEXT 8 
3880 OUTPUT 710 USING "4Z";2000 I RESET Vbs 
3890 CALL DatadiskCHode$,0cvice$,Numbers(*),Galns(*),LlmJts(*),lgv(*),Load_flag) 
3900 RETURN 
3910 Average:!**************************************************************** 
3920 LET Hv·1 
3930 LET Lv•l 
3940 LET Hg•l 
3950 LET Lg•l 
3960 LET Hi•l 
3970 LET LJ•I 
3980 LET Hd•l 
3990 LET Ld•1 
4000 FOR K•2 TO Ntemp 
4010 IF VtemptK)>VtempCHv> 
4020 IF VtempCK><Vtemp!Lv) 
4030 IF GtempCK>>GtempCHg) 
4040 IF GtempCK)<GtempCLg) 
4050 IF Itemp<K>>ItempCHI) 
4060 IF Itemp<K><Itemp(Li) 
4070 IF DtempCK>>DtemptHd) 
4080 IF DtempCK><Dtemp!Ld) 





4140 FOR-K•l TO Ntemp 
THEN LET Hv·K 
THEN LET Lv•K 
TH~N LET Hg•K 
THEN LET Lg•K 
THEN LET Hl•K 
THEN LET Li•K 
THEN LET Hd·K 
THEN LET Ld·K 
4150 IF K·Hv OR K•Lv THEN GOTO 4170 4160 Vavg•Vavg+Vtemp(K) 































































4po 4 40 
4750 
Gav9•Gavg+GtempCKl 
IF K•Hl OR K•Ll THEN GOTO 4210 
Iavg=lavg+Itemp(K) 
IF KmHd OR K•Ld THEN GOTO 4230 
Davg•Davg+Dtemp(K) 






IF Hode$•"CURVE-TRACER" THEN 
PRINT " #! Vds: Vds: Id: Vgs: Vbs: • 
PRINT USING "3D,3X,4D,"" : "",4<2X,H4D.3D>";J,Z,Vavg,Ia~g,Gavg,Dav 
END IF . 
IF Hode$•"DIFFERENTIAL" THEN 
PRINT " # :· Vds: Vds: did: dVds: Vgs: • 
PRINT USING "3D,3X,4D,"" : "",4<2X,H4D.3Dl";J,Z,Vavg,Iavg,Oavg,Gav 
END IF 
IF Hode$•"TRANSCONDUCTANCE• THEN 
PRINT " #! Vds: Vgs: did: dVds: Vbs:• 























IF Diff_v•O THEN GdsCLl•Gdsmax 








IF Hode$•"TRANSCONDUCTANCE" THEN 
L•I 






4770 IF DJff v•O THEN GdsCL>·Gd~max 





4830 Igv(Jnd,4)•0 . 
4840 IgvCind,5>•GdsCL> 
4850 END IF 
4860 RETURN 
4870 Printo: !**********************~***************************************** 
4880 IF Fprint THEN 
4890 PRINTER IS Paper 
4900 OUTPUT Paper;Form_feedS 
4910 END IF · 
4920 PRINT " " 4930 IF Hode-=s-. ~ .. C::-:U-:-::R~V:-:::E---:;:-;TR;::-:A~C:-::::E";:;"R-::-" -:T;:-;-H""E~N-----------
4940 PRINT "VgsCV>·":VgsCI> 
4950 PRINT 
4960 PRINT " VdsCVl: IdsCA>:" 
4970 FOR L·1 TO Nvd 
4980 PRINT USING "M2D.3D,2C7X,MD.2DE>";VdsCL>,IdsCL) 
4990 NEXT L 
5000 END IF 
5010 IF Hode$•"DIFFERENTIAL" THEN 
5020 PRINT "VgsCV>·";VgsCI> 
5030 PRINT 
5040 PRINT " VdsCV>: gdsCmho>: rdsCohm):" 
"5050 FOR L·1 TO Nvd 
5060 IF GdsCL>•O THEN GOTO 5080 
5070 PRINT USING "H2D.3D,3C7X,HD.2DE>";VdsCL>,GdsCL),1/GdsCL> 
5080 NEXT L · 
5090 END IF 
5100 IF Hode$•"TRANSCONDUCTANCE" THEN 
5110 PRINT "VbsCV)•";Vbs(J) 
5120 PRINT 
5130 PRINT " VgsCV>: gds (mho): rdsCohm):• 
5140 FOR L•1 TO Nvg 
5150 IF GdsCL>•O THEN GOTO 5170 
5160 PRINT USING "H2D.3D,3l7X,HD.2DEl";VgsCL>,GdsCL),1/GdsCL> 
5170 NEXT L 
5180 END IF 
5190 PRINT H 20  PRINTER I~S-S~c-r_e_e_n _______________________________ __ 
5210 OUTPUT Screcn;Form_feed$ 
5220 RETURN 
5230 Ender: !~*******************4******************************************* 
5240 FOR I·5 TO 20 
5250 BEEP I•100,.05 
5260 NEXT I 
5270 PRINT "MEASUREMENT COMPLETE" 
5280 RETURN 
5290 END 
5300 SUB PlotrCXl•>,Yl•>,Npts,XI,X2,Y1,t2,INTEGER Axes_flag,XlabS,YlabS,TJtS,Dev 
$' xs; I Y$. Li neS) 
5310 OPTION BASE I 
5320 GRAPHICS ON 
5330 DEG 5331 [psJlon•1.E-13 
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5340 Typer:l __ ~~~~~~~-----------------------5350 DIH Hor1z<100l,Verti(100) 
5360 IF X$•.LIN" THEN 
5370 IF X2<>0 THEN Hm•10"INTCLGTCABSCX2lll 
5380 IF X2a0 THEN Hm•O 
5390 IF X1<>0 THEN Pp·10"1NTCLGTCABSCX1lll 
5400 IF X1·0 THEN Pp•O 
5410 IF Pp>Hm THEN Hm•Pp 




5460 IF Xmax•Xm!n THEN Xmax•Xmin+1 
5470 FOR J•1 10 Npts 
5480 Horiz(J)•XCJ) 
5490 NEXT J 
5500 END IF 
5510 IF X$•"LOG" THEN 
5520 IF X1>0 THEN Xmin•INTCLGTCX1ll 
5530 IF XI<•O THEN Xmin•INTCLGTCABSCX2l/10ll 
5540 IF X2>0 THEN Hm•LGTCX2l 
5550. IF X2<•0 THEN Hm•LGTCABSCX2ll 
5560 Xmax•INTCHml+CABSCHm/INTCHml-1l>Epsilon) 
5570 FOR J•1 TO Npts 
5580 IF X<Jl>O THEN Hor!z(Jl·LGTCXCJ)) 
5581 IF XCJl<•O AND J>1 THEN HorizCJl•Hor!zCJ-1) 
5582 IF X<J><•O AND J•1 THEN HorizCJl•Xmax 
5590 NEXT J 
5600 END IF 
5610 IF Y$•.LIN" THEN 
5620 IF Y2<>0 THEN Hm·10"INTCLGTCABSCY2>>> 
5630 IF Y2·0 THEN Hm•O 
5640 IF Y1<>0 THEN Pp•IO'INTCLGTCABSCY1lll 
5650 IF. Y1•0 THEN Pp•O 
5660 IF Pp>Hm THEN Hm•Pp 




5710 IF Ymax•Ymin THEN Ymax•Ym1n+1 
5720 FOR J·1 TO Npts 
5730 Vertl(J)•YCJ) 
5740 NEXT J 
5750 END IF 
5760 IF Y$•"LOG" THEN 
5770 IF Y1>0 THEN Ymin•INTCLGTCY1ll 
5780 IF Y1<•0 THEN Ym!n•INTCLGTCABSCY2l/10)) 
5790 IF Y2>0 THEN Hm·LGTCY2l 
5800 IF Y2<•0 THEN Hm•LGTCABSCY2ll 
5810 Ymax•INTCHml+CABSlHm/INTCHml-1l>Epsllon) 
5820 FOR J•1 TO Npts 
5830 IF YCJl>O THEN VertiCJl•LGT<Y<J>> 
5831 IF YCJl<•O AND J>l THEN VertlCJl•VertiCJ-1) 
5832 IF YCJ)<•O AND J•l THEN VertiCJl•Ymax 
5840 NEXT J 
5850 END IF 
5860 IF Axes_flag•O THEN GOTO Plotpts 
5870 GCLEAR 







5950 WINDOW Left,Right,Bottom,Top 
5960 CLIP Xmin,Xmax,Ymtn,Ymax 
5970 Drawaxes: ! 59 8 0 X ti c • 1 0 ' I-;-;N.-T -:;( L~G;;-::T~!,-;:A-;::;:8-;:-S -:;( X:;-m-a-x--~X-m -:-1 n--;);-;)-:)-:/71 "O-
5990 Ytic•10'INTCLGT!ABSCYmax-Ymln>ll/10 
6000 LINE TYPE 1 
6010 AXES XtJc,YtJc,Xmin,Ymin,10,10,5 
6030 LINE TYPE 4 
6040 IF X$•"LIN" THEN 
6050 Hm•Xtlc*l 0 
6060 FOR J•XmJn+Hm TO Xmax+Hm STEP Hm 
6070 PENUP 
· 6080 HOVE J 1 Yml n 6090 ORA~ J,Ymax 
6100 NEXT J 
6110 END IF 
6120 IF X$•"LOG• THEN 
6130 FOR I·Xmln TO Xmax 
6140 FOR J•1 TO 9 
6150 Over•LGT<Jl+I 
6160 NOVE Over,Ymin 
6170 ORA~ Over,Ymax 
6180 NEXT J 
6190 NEXT I 
6200 END IF · 
6210 IF Y$•"LIN" THEN 
6220 Nm·Ytic~IO 
6230 FOR J•Ymin+Hm TO Ymax+Hm STEP Nm 
6240 PENUP 
6250 HOVE Xmin,J 
6260 ORA~ Xmax,J 
6270 NEXT J 
6280 END IF 
6290 IF YS•"LOG" THEN 
6300 FOR I•Ymin TO Ymax 
6310 FOR J•1 TO 9 
6320 Up•LGT<Jl+I 
6330 HOVE Xmln,Up 
6340 ORA~ Xmax,Up 
6350 NEXT J 
6360 NEXT I 




.•, •\ .. · :. 
6380 Scaleaxes: ! _______________ _ 
6381 CLIP OFF 
6390 CSIZE 3 
6400 LINE TYPE 1 
6410 Hm•Xtic•lO 
6420 FOR J•Xmin TO Xmax+Hm STEP Hm 
6430 HOVE J,Ymtn 
6440 LDIR 90 
6450 LORG 8 
6460 IF XS•"LIN" THEN Hm•J 
6470 IF X$•"LOG" THEN Hm•lO'J 
6480 LABEL USING "HDE";Hm 





6510 FOR J·YmJn TO Ymax+Hm STEP Hm 
6520 HOVE XmJn,J 
6530 LDIR 0 
6540 LORG 8 
. 6550 IF YS• "LIN" 
6560 IF Y$•"LOG" 
6570 LABEL USING 




6590 TJtles: ! ______________ _ 
6600 CSIZE 5 
6610 HOVE CXmax+Xmlnl/2,Bottom 
6620 LDIR 0 
6630 LORG 4 
6640 LABEL Xlab$ 
6650 HOVE Left,CYmax+YmJnl/2 
6660 LDIR 90 
6670 LORG 6 
6680 LABEL Ylab$ 
6690 HOVE CXmax+Xminl/2,Ymax 
6700 LDIR 0 
G710 LORG I 
I 6720 LABEL Tit$ 
6730 HOVE CXmax+XmJnl/2,Ymax 
6740 LDIR 0 
6750 LORG 3 
6760 LABEL Dev$ ..... 6770 Plotpts: ! _______________ _ 
6780 CLIP ON 
6790 LDIR 0 
'6800 LINE TYPE 1 
6810 Plotflag•O 
6820 PENUP 
6830 FOR J•l TO Npts 
6840 IF Plotflag•l AND LJne$•"LINE" THEN 
6850 DRAW HorlzCJl,VertiCJl 
6860 END IF . 
Ga70 IF Plotflag•O THEN 
6880 Plotflag•l 
6890 NOVE HorizCJl,VertiCJl 
6900 END IF . 
6910 IF L1ne$<>"LINE" THEN 
6920 HOVE HorizCJl,VertiCJl 
6930 CSIZE 2 
6940 LDIR 0 
6950 LORG 5 
6960 LABEL Line$ 
6970 END IF 
6980 NEXT J 
6990 SUBEND 
7000 SUB DatadiskCHode$,Device$,NumbersC•l,GainsC•l,Limits(~),Igvs(*l,INTEGER Lo 
ad_flag) 
7002! 7004 ~D"I~~I~F~i~le~$~£~3~0'1------------------------------------------
7006 INPUT "DATA FILE NAHE?",Flle$ 
7008 Flle$•Flle$A":INTERNAL,4," 
7010 INPUT "LEFT OR RIGHT HAND DRIVE? CL or Rl",Lorr$ 
7012 IF Lorr$•"L" THEN File$•File$A"1" 
7014 IF Lorr$<>"L• THEN F1le$•F1Je$A"O" 
70161 ! 7018 Tlf~N~a"r-rc~oa~ar_~J~l~a~g-niR~E~Nr---------~-----------
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7020 Rec_p_file•1 
7022 Real numb•30+30+4+4+10+IOO•IO*I*S 
7024 Byte:p_rec•Real_numb•8 
7026 CREAlE BOAT FileS,Rec_p_f1le.Byte_p_rec 
7028 ASSIGN @File TO FileS;FORHAT OFF 
7030 OUTPUT @FJle:Hode$,0evJce$,~umbers(*l,Gains(*l,LJmits(*),Igvs(*) 
7032 ASSIGN @File TO * 
7034 END IF 
7036 IF Load_flag THEN 
7038 ASSIGN @File TO File$;FORHAT OFF 
7040 ENTER @File:Hode$,0evice$,Numbers(*),Gains(*),LSmits(*),Jgvs(*) 
7042 ASSIGN @File TO * . 
7044 END IF 
7046 SUBEND 
7,050 SUB Hode_plotCHode$,0evice$,NumbersC•) ,Limits(*), Igv(*)) 
7052 DIM VdsC100l,VgsC100),Vbs(100l,IdsC100l,GdsC100) 














7082 IF Hode$•"CURVE-TRACERw THEN 
7084 FOR 8·1 TO Nvb 
, 7086 FOR I•1 TO Nvg 
. ·7088 FOR J•1 TO Nvd 
7090 Ind-Nvg*Nvd*l8-1l+Nvd•CI-1l+J 




7100 NEXT J 
... · 
7102 Axes_flag•CI•1) 
7104 CALL PlotrCVdsC•l,Ids(*l,Nvd,VdsmJn,Vdsmax,IdsmJn,Idsmax,Axes_flag,•Vds 
V)","Ids CA)","Ids vs Vds",Device$,"LIN","LINw,•LINE") 
7106 NEXT I 
· 7108 NEXT 8 
· 7110 END IF 
7112 IF Mode$E"DIFFERENTIAL" THEN 
7114 FOR 8•1 TO Nvb 
7116 FOR I•1 TO Nvg 






7130 NEXT J 
.. 
7132 Axes_flag•CI•1) . 
7134 CALL PlotrCVds(*),Gds(*l,Nvd,Vdsm!n,Vdsmax,Gdsmln,Gdsmax,Axes_flag,•VoS 
Vl" "gds Cmhgl" "gds vs Vds" Device$ "LIN" "LOG" "LINE"> 713~ NEXT l ' ' ' ' ' 
7138 NEXT B 
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7140 END IF 
71 '12 IF Mode$• "TRANSCONDUCTANCE" THEN· 
7144 FOR 8·1 TO Nvb 
7146 FOR I·1 TO Nvg 





7158 NEXT J 
7160 NEXT I , 
7161 Axes flag•CB•1) · 
7163 CALL Plotr(Vgs(*),GdsC*>,Nvg,VgsmJn,Vgsmax,GdsmJn,Gdsmax,Axes_flag,"Vg (V) 
","gds (mho)","gds vs Vgs",DeviceS,"LIN","LIN","LINE") 
7164 NEXT B 








The following curves were taken using the IGV 
measurements technique described in Appendix B. The 
devices measured were those from an array of CMOS 
metal-gate transistors with constant designed widths 
and different lengths. The measurement parameters are 
listed in tables E.l, E.2, and E.3. Device names give: 
channel type, designed width, and designed length. For 
example, N50x26 is an n-channel transistor with a 
(designed) 50 urn wide by 26 urn long gate. 
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table E.l In vs VDS measurement parameters 
Figure: Device name: VBS(V): VGSmin(V): VGS (V): max VGSstep(V): 
E.l N50x26 0 1.6 4.8 .2 
E.2 N50xl2 0 1.6 4.8 . 2 
E.3 N50xl00 0 1.6 4.8 .2 
E.4 N50x50 0 1.6 4.8 . 2 
\.0 E.5 P50x26 0 -3.8 -4.9 ":',1 1-' 
E.6 P50xl2 0 -3.8 -4.9 -.1 
E.7 P50xl00 0 -3.8 -4.9 -.1 
E.8 P50x50 0 -3.8 -4.9 -.1 
table E.2 gdso vs VGS measurement parameters 
Figure: Device name: vns<V): VBSmin(V): VBS (V) : VBSstep(V): max 
E.9 N50x26 .01 0 -4.5 -.5 
E.lO N50xl2 .01 0 -4.5 -.5 
E.ll N50xl00 .01 0 -4.5 -.5 
E.l2 N50x50 .01 0 -4.5 -.5 
\0 E.l3 P50x26 -.01 0 4.5 . 5 N 
E.l4 P50xl2 -.01 0 4.5 . 5 
E.l5 P50xl00 -.01 0 4.5 . 5 
E.l6 P50x50 -.01 0 4.5 . 5 
table E.3 gds vs VDS measurement parameters 
Figure: Device name: VBS(V): VGSmin(V): VGSmax(V): 
E.l7 N50xl2 0 1.6 4.8 .2 
E.l8 P50xl2 0 -3.8 -4.9 -.1 
E.l9 PSOxSO 0 -3.8 -4.9 -.1 
E.20 P50x26 0 -3.8 -4.9 -.1 
\0 
w 
Ids vs Vds 7£-D!Sr-- -,------ -~--- -- -~ 
st-esi:-- - - - - - -1 - - - - - _I_ - - -J 
~ ••-e•t - - - I - - -1 - - - I - - -: 
. ~ :::~ ~ - - - ~- - - : - - -~ - ~ ZE-·t~ f ~ i : ··-"~ : ~ i i 
0£+D1lfi.l.l .1. I t I 1 II l 1 II 1 ~ 
Ill Ill Ill Ill Ill Ill 
w w w w w w 
m - N .., --r 1n 
Vds <V> 
figure E.l N50x26: ID vs VDS 
Ids vs Vds 
- - T - - - 1- - N50XJ2- - - I - - -~. 
I ·1 . I 
I I I I I 
I I I I 
I I j -: 
f : 
Vds CV> 
figure E.2 N50xl2: ID vs VDS 
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Ids vs Vds ?t-esf- - -,- - - - - - - - - - - - -
t: 1 I 
st-es: - - - - - -1- - - - - _I_ - - -1 
~ I I I 
:1£-e:;t:.. - - - I - - - - - -. - - -I 
::::i ~-- -~--- f-- -~-- -~ 
. >E-·ttff [,: ~ ¥ : 




BE+ellfC. ·1 t 11 l l 1 !I 1 ~ 
m m m m m m 
i!i i!i i!i i!i i!i i!i 
m - N " ~ n 
Vds CV) 
figure E.l N50x26: ID vs VDS 
Ids vs Vds 
-- T-- -,- -N50X12-- -,-- -, 
I I ·1 I I 











figure E.2 N50x12: ID vs VDS 
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figure E.3 N50xl00: In vs Vns 
Ids vs Vds 3E-y--
- - - - - -~r~r0xs 0 - - - -
~ 



























figure E.3 NSOxlOO: ID vs VDS 













Ids u-e~ - - - r - - - -
"-" - .-I_ - - ~ - - -
41:-l'lS- - _I - - - - - - I_ 















"' + Iii 
I 
___ L __ 
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.. .. .. 
~ ~ ~ ~ ~ 
N M ... .., 
Vds (V) 
figure E.5 P50x26: ID vs VDS 
Ids vs Vds 
- - T - - - 1- - P50XJ2- - - I - - -I 
I I f I I 
I I I I I 
I I I 
I I 
- - - -+ - - - - - - -1 
I I 
i 
.... 1>1 .. 
"' 
m + 
.t + ~ -~ ~ w N M ... n 
Vds CV) 
figure E.6 P50xl2: ID vs VDS 
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.\ 
Ids CA> Ids (A) 
m N 
f ll£:+11 I I i I I H1 H1 
t-'• I t-'· ()Q ()Q 
t:: I t:: li li 
It> It> 
--- --4 1:%:1 1:%:1 
I . I 0"1 VI 
I I 
t-tl· t-tl I VI I VI I 0 0 
\.0 X --- I X 2£:+11 I -I 0"1 1-' < N < N 0. I 0"1 0. I 
"' "' ,... "'011-l H 
"" 
H UlO. 
t:J < ~"' t:J < '>J 
- ~< '>J < 3£:+11 ..J.. - -- < 3£:+1! I < en Nl"' en 
"' <: I < <: k I~ t:::l 0. t:::l I I"' C/) C/) 
I I I I I ~C+D I --- I ~C+D t- -I I 
I I I I I 
I I I I I 
1 I I I 
_j SC+B 
---- ---- SE:+B 
- L- _J_ 
Ids vs Vds 
2E:-o - - - r - - 1 - P.s0x'l00 - I - - .- 1 













"' "' it it 
N 
Vds CV) 
figure E.7 P50x100: 
Ill 
"' it it 
M ... 










I I I I 
- 1- - - _l - - - t- .- - l - - - I 
I 
I I I I 








Vds C V) 
figure E.8 P50x50: ID vs VDS 
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Ids CA> Ids CA) 





Hl Hl 1-'· 1-'· I OQ I I OQ ~ ~ I ti ti {!) IE:+e I J {!) l 
trj I I . trj I CX) . I I .-....J I 
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tJ 3E:+BB -l 
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~E:+B _I I 
en 
_ _J 
I I I I I I I I I ' 
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figure E.lO N50xl2: gdso vs VGS 
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figure E.ll N50x100: gdso vs VGS 
!1£-r---~---
.. c-e:s.... - - -1 - - - r 
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_ _gds ~s_V~.- __ _ 
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figure E.ll N50xl00: gdso vs VGS 
Vgs CV) 







u:- - - - - - - - - ~~~x~~ '!gs_ -
Vgs ( V) 
figure E.13 P50x26: gdso vs VGS 
Vg (V) 








u:- _ ~ ____ . __ $~~x~~ '{gs __ _ 
oc·~m~~~~~L-~~~~~~~~~~~~~~~a 
~ ~ n 
Vgs CV) 
figure E.l3 P50x26: gdso vs VGS 
----.----~=x~~~-----
. I . I 
I 
!-~-----~--~------





I I I 
I 
oc:~m~~~~~~~~~~~~~~~~~ 
~ ~ ~ Y n 
Vg CV> 






gds vs Vas 






figure E.15 PS0x100: gdso vs VGS 
Vgs (V) 
figure E.16 PSOxSO: gdso vs VGS 
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r 9.Es vs Vds 
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I I I I · 
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" "D m 
Vds CV) 
figure E.17 N50xl2: gds vs VDS 
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"' + kl 
--~---~~~:x~Vds_~~--l 
I I I I I 
: I :. I I 
I I I I · I 
--+--_I_-- -1--- _!_-- -1 
I I . I I I 
I I I 
Vds (V) 









I I I 
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Vds (V) 















r-- _gds vs Vds P50xS0-- -~- ---
I I I 
I I I I I I I ~---L -t-- --- _J I I I I 
I I I I 
I I I I 
-l --~--_j -I 
I I I 
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- - r - - -1 - {~~xf~_vds I- - - j 
I I I I I 
I I I I I 
I I I 
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figure E.l9 PSOxSO: gds vs VDS 
m Ill m Ill Cil 
+ + + + • ~ u u u u N ... ... n 
VDS CV) 
figure E.20 P50x26: gds vs VDS 
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APPENDIX F 
THEOPLOTS USER'S MANUAL 
The theoretical MOS transistor curve-plotting 
program THEOPLOTS was written to give transistor curves 
for 5 different transistor models. These are desig-
nated "HOEFF " for the Hoefflinger model, "SPICE " for 
the SPICE2.G (Level 3) model, "MURPHY" for the Murphy 
model, "F-B " for the Frohmann-Bentchkowsky and Grove 
model, and "BOOTH " for a modification of the SPICE2.G 
model. 
Parameters for the various models are either cal-
culated from parameters obtained from C-V extraction 
programs ("PROCESS" parameters), or from parameters 
obtained from Linear region transistor parameter extrac-
tion programs ("EXTRACTED" parameters). "PROCESS" para-
meters are NSUB' the effective substrate doping density; 
NBKG' the background doping density of the opposite 
doping type to that of NSUB; tOX' the gate oxide thick-
ness; TEMP, the temperature in degrees Kelvin; L, the 
length of the channel; W, the width of the chann~l; NSS' 
the effective surface density of fixed oxide charge, and 
saturation region parameters GAMMA, KAPPA, Af, and Bf. 
"EXTRACTED" parameters are u0 , the bulk, low-field 
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mobility; COX' the normalized gate capacitance; L, the 
length of the channel; BETA0 , the normalized trans-
conductance parameter; LAMBDA, the body-effect factor; 
VTO' the zero-bias threshold voltage; THETA8 , the 
normal field mobility degradation parameter; vSAT' 
the saturation velocity; TEMP, the temperature in 
degrees Kelvin; and saturation region parameters GAMMA, 
KAPPA, Af, and Bf. 
Various modes of operation are included in the 
program. When "STEPMODE" = "GATE", then the theoretical 
curve is plotted for drain voltage sweeps at stepped 
gate voltages. When "STEPMODE" = "BULK", then the theor-
etical curve is plotted for gate voltage sweeps at stepped 
BULK voltages. 
The output of THEOPLOT5 may be ID, gds' or Delta L/L 
vs VDS or VGS" When in the "PARAMETER" mode, input and 
calculated device parameters are printed out. 
"CHANNEL TYPE" may be either "P" or "N", for device 
parameter calculations and also bias voltages. 
Curves generated by THEOPLOT5 may be scaled exactly 
as the measured curves generated by the IGV measurements 
program, ProgiGV. This provides convenient matching of 
measured transistor characteristics to theoretical models. 
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The use of THEOPLOT5 is explained here in a 
step by step procedure. 
1. Load "THEOPLOT5" program from disk. 
2. Enter EDIT mode to enter "PROCESS" or "EXTRACTED" 
types of device parameters, and also to modify 
plotting parameters. Program lines 1940 to 2240 
contain device parameters and lines 2290 to 2620 
contain plotting parameters. 
3. RUN program: 
a. Select transistor model by touching soft-key #0. 
b. Select channel type by touching soft-key #6. 
c. Select type of parameters used ("PROCESS" or 
"EXTRACTED") by touching soft-key 115. 
d. Select step-mode by touching soft-key #7. 
e. Select type of curves to be generated by touch-
ing soft-key 1fol. 
f. Select hard-copy option by touching soft-key #2. 
g. Start curve generation by touching soft-key #3. 
i. Data is generated for all of: ID, gds' and 
Delta L/L and displayed on the screen 
during the curve generation. The type of 
curve selected is plotted after each VDS 
or VGS sweep. 
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ii. At the end of the curve generation, if 
the hard-copy option has been selected, 
graphics is dumped to the printer. 
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APPENDIX G 
THEOPLOT5 PROGRAM LISTING 
THEOPLOT5, the theoretical MOS transistor 
curve-plotting program, is listed in figure G.l. 
A summary of the program is given below. 
LINES: EXPLANATION: 
From: To: 
1000 - 1150 Initialize all modes. 
1160 - 1840 Set up soft keys and 
(SIT) Wait in endless loop for soft-key 
interrupt. 
1860 - 2620 · (INITI) User-edited portion for inputing 
appropriate device and plotting para-
meters. 
2630 - 2810 
2820 - 2960 
2970 - 3580 
3600 - 4000 
4020 - 4890 
Determine channel type and adjust device 
and plotting parameters accordingly. 
Physical constants. 
Determine device parameters based upon 
either "PROCESS" or "EXTRACTED" types 
of parameters. 
(PRINTOUT) Parameter printout subroutine. 




4910 - 4930 
4950 - 5300 
5320 - 6370 
6400 - 8140 . 
voltages, generate appropriate data, 





(CURRENT) Drain current, output conduct-
ance, Delta L/L, and differentiated 
out~ut conductance calculating sub-
routine. 
(PLOTR) General plotting subroutine. 
(Listed in App~ndix D) 
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1000 I******~~***********FILf.•lHEOPLOTS•*****~***************~*********** 
1010 !PROGRAM TO PLOT HOEFFLINGER.HERCKEL.SPICE AND FROHHANN-BENTCHKOWSKY 
1020 I HOD~LS FOR CURRENT, DELTA L, AND Gds VS VDS 
1030 I••••·······~··~·········································•********** 
1040 PRINTER IS 1 











. .. . . . 
1160 ON KEY 0 LABEL "HODEL CHANGE",1 GOSUB KeyO 
1170 ON KEY 1 LABEL "HODE CHANGE",1 GOSUB Keyl 
1180 ON KEY 2 LABEL "PRINT DEVICE",! GOSUB Key2 
1190 ON KEY 3 LABEL "G0",1 GOSUB Key3 
1200 ON KEY 4 LABEL "STOP",tS GOSUB Key4 
1210 ON KEY 5 LABEL' "PARAHETERS",t GOSUB KeyS 
1220 ON KEY 6 LABEL "CHANNEL TYPE",t GOSUB Key6 
1230 ON KEY 7 LABEL "STEP",1 GOSUB Key7 
· 1240 I . 
.. 
• ... ·. .. .... 
' 1250 Sit: I ..... ... ~·' ... -.. 
1260 PRINT TABXYCSO.tl;"STEP 
1270 PRINT TABXYCS0,2>:"HODE 
1280 PRINT TABXYC50,3>;"HODEL 
1290 PRINT TABXYCS0,4l:"PARAHETERS 
1300 PRINT TABXYCSO.S>;"CHANNEL TYPE 
1310 PRINT TABXYCS0,7l;"PRINT DEVICE 







1330 ! 1340 Ke-y~O-:~!~H=o=D~EL~c=H~A~N~=GE~------------------
1350 X$•Hodc)$ 
1360 IF XS•"BOOTH • THEN Hodel$•"HOEFF " 
1370 IF XS•"HU~FF ·• THEN Hodel$•"SPlCE " 
1380 IF XS•"SPICE " THEN HodelS•"HURPHY" 
1390 IF XS·"HURPHY" THEN Hodel$•"F-B 
1400 IF XS·"F-B • THEN HodelS•"BOOTH " 
1410 GOSUB Inltl 
1420 RETURN 
1430 Key1: !HODE CHANGE 
1440 X$•Hode$ 
1450 IF XS•"PARAHET" 
1460 IF XS·"CURRENT" 
1470 IF X$•"DELTA L" 
1480 IF X$•"0UT CON" 
1490 GOSUB In 1 t T · 
1500 RETURN 
THEN Hode$•"CURRENT" 
THEN Hode$•"DELTA L" 
THEN Hode$•"0UT CON" 
THEN Hode$•"PARAHET" 
1510 Key2: !PRI~T DEVICE CHANGE 
1520 X$•Printo$ 
1530 IF X$•"PAPER • THEN Pr1nto$•"SCREEN" 
1540 IF XS•"SCREEN" THEN Prlnto$•"PAPER • 
1550 GOSUB Inltl 
1560 RETURN 
1570 Key3: !GO 
1580 IF F1n1t•O THEN GOSUB InltJ 1590 IF Hode$•"PARAHET" THEN GOSUB Printout 
figure G.1 THEOPLOTS Program Listing 
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1600 IF HodeS•"CURRENT" 
1610 IF Mode$•"DELTA L" 
1620 IF Hode$•"0UT CON" 
. 1630 RETURN -
1640 Key4: !STOP 
1650 PAUSE 
1660 RETURN 
1670 KeyS: !PARAMETERS 
1680 XS•Parameters$ 
THEN GOSUB Creater 
THEN GOSUB Creater 
THEN GOSUB Creater 
1690 IF X$•"PROCESS " THEN Parameters$•"EXTRACTED" 
1700 IF X$•"EXTRACTED" THEN Parameters$•"PROCESS 
1710 GOSUB Initl 
1720 RETURN 
1730 Key6: !CHANNEL TYPE 
'1740 XS•Type$ 
1750 IF X$•"P" THEN Type$•"N• 
· 1760 IF X$•"W THEN Type$•"P" 
1770 GOSUB lnl ti .. 
·1780 RETURN 
1790 Key7: !STEP 
1800 XS•Stepmode$ 
1810 IF X$•"GATE• THEN Stepmode$•"BULK" 
1820 IF XS•"BULK" THEN Stepmode$•"GATE" 
1830 GOSUB lniti 
' 1840 RETURN 
\ ... 
. ·· .. 
·18501#################################################################### 
1860 Initi: I . 
1870 Finit•l 
1880 DIM Current(100),Delta_l(100),Gds(100),Gdsp(100),F3C100) 
1890 DIH VC100l,V1C100> 
1900 INTEGER Axes_flag 
' .. 














2060 END IF 
. .. 
I cm'-3 




















































22501 ________________ ~~~~~~==~~-------------------------22601 PLOTTING PARAMETERS 
22701 GIVE ABSOLUTE VALUES OF VOLTAGES AND CURRENTS 
22801-..~~--~~~~~~----------------------------------------2290 IF Stepmode$•"GATE" THEN 
2300 Nvd•SO 
2310 Nvg•12 
· 2320 Nvb·1 
2330 Vdsmin•.OI 




2360 Vgsmax•4.9 .·. 
2370 VbsmJn•O 





2430 GdsmJn•t.E-8 .... 
. 2440 Gdsmax·t.E-3 
... 2450 END IF .. . \ 
...... . ·"~· -· tJ , .. •,·1••• •'' -...•oo• I o .•• •• · !''. 2460 IF Stepmode$•"8ULK" THEN 
2470 Nv.d• 1 
2480 Nvg•tOO 
2490 Nvb•11 •. 
















'2670 TitleS•Device$&" : "&Hodel$ 
2680 Printo•Screen*CPrintoS•"SCREEN"l+Paper*CPrJntoS·"PAPER "l 
2690 Csign•CType$•"N"l-CType$•"P"l 
2700 Tox•Tox•1.E-8 en 
2710 L·L•t.E-4 c~ 
2720 W·W~1.E-4 en 
2730 Vto•Cslgn*Vto V 
2740 Vdsmax•Csign•Vdsmax V 
2750 VdsmJn•Csign•Vdsmln V 
2760 Vgsmax•Csign*Vgsmax V 
2770 Vgsmin•Csign*Vgsmln V 
2780 Vbsmax·-Csign•Vbsmax V 
2790 Vbsmin•-Csign*Vbsmin V 
2800 I,dsmax•Csign* ldsmax A 
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2810 ldsm1n•Csign•Idsm1n A 
28201 ________________ ~~~=-~~~· 
28301 PHYSICAL CONSTANTS 
28401~~~~~~~~~--------------~--~--~~~----~~07-------.-2850 C0•2.99792458E+10 I em/~ (Speed of lJght Jn vac.) 
2860 E0•1.E+9/(4~PI*C0"2) I F/cm <PermittlvJty of vac.) 
2870 Eox•E0•3.9 I F/cm (Permittivity of Si02> 
2880 Esi•E0*11.8 I F/cm <Permittivity of Sll 
2890 He•9.109534E-31 I Kg <Electron rest mass) 
2900 Hec•He*.26 I Kg (c- conduction eff, massl 
2910 Nhc•He•.38 I Kg (h+ conduction eff. ma~s) 
2920 Hed•He*.33 I Kg (e- dens. sts. eff. mass) 
2930 Mhd•Ne•.55 ·1 Kg <h+ dens. sts. eff, m~ss) 
2940 Oe•1.6021892E~19 I C (unit charge) 
2950 Kboltz•1.380662E-23 ! J/K <Boltzmann constant) 
2960 Hpk•6.6261762E-34 I J*s <Planck's constant) 
2970 IF Parameters$•"PROCESS " THEN • 
2980! ______________ ----~~~~~~~~~~~~~~~~~~r>--------------29901 CALCULATED DEVICE PARAMETERS <PROCESS) 
3000!~--~~~----------------------------~~--~----------------------3010 Cox•Eox/Tox F/cm'2 
3020 Vt•Kboltz•Temp/Qe V 
3030 [gap•1.170-4.73E-4*Temp'2/(lemp+636) eV 
3040 Nl·<2•PI~Oe•Vt/Hpk'2)'J,S•<Hcd•Nhdl".75 cm'-3 · 
3050 Ni•Nl*1.16E-5~EXP<-Egap/(2*Vt>l cm'-3 
3060 Ld•SOR<<Esi*Vt)/(Qe•Nsub)) em · 
3070 Alph•Ld/SOR<Vt/2) cm/V'.5 
....... 
. l 
............... -...:.,.. J 
3080 Lamb·SOR<2•Vt>•<Esl/Eox>•<Tox/Ld> V'.5 
. 3090 Phlb•Vt*LOG<Nsub/Nii*Csion V 
· 3100 Ph1ms"-.6+Ph1b . - V 
.I 
I 3110 Vfb•Phims-Oe*Nss/Cox V 
3120 Vbi•Vfb+2*Phib ·V 
.. ! 
3130 Vto·Vbi+Cslgn*~amb*SOR<Cslgn*2*Phibl V 
3140 I ........... Aurora,N.,et.al.,"Electron and Hole HobilJtles ", 
3150 ! ......•.•..•.... IEEE Trans ED,vol.ED-29,no.2,Feb,l982,pp.292-295 
3160 Ntot•Nsub+2-!tNbkg cm'-3 
3170 Umlnn•88*(Temp/300)'1-.57) cm'2/V*s 
3180 Umlnp•54.3•<Temp/300)'(-.57) cm'2/V*s 
3190 Uon•1251.81*<Temp/300)'(-2.33) cm'2/V*s 
3200 Uop•406.97•(Temp/300)'(-2.23) cm'2/V*s 
3210 Nrefn·1.26E+17*(Temp/3001'(2.4) cm'-3 














3330 Ecritl•Vsat/Uoo · 
3340 Thetac•Uoo/CL•Vsat) 
3350 END IF 






·t· V/crrr · 
I t /V 
33701 ______________ n.M~~~~~~~~~~n~~·~~Fh.--------------33801 CALCULATED DEVICE PARAMETERS <EXTRnCTEO> 
33901 __ ~~--~------------------------~-------------------------3400 Tox•Eox/Cox ·I em 
·3410 Vt•Kboltz«Temp/Oe I V 
113 
3420 [gap·1.170-4.73E-4*Temp.2/CTemr+b36l ! 
































3600 Printout: ! PRINT PARAMETERS. ________________________ __ 
3610 PRINTER IS Printo 
3620 PRINT ·==~--------------~~~~---------3630 PRINT "MODEL. ••••••••.••••..•• " ;Model$ 
. 3640 PRINT "DEVICE. ................ " ;Device$ 
· 3650 PRINT "CHANNEL TYPE ••...••.... M:TypeS 
3660 PRINT "PARAMETERS USED ..••••.• ":Parameters$ 
3670 PRINT ·~~~~~--------~~~----~-----3680 PRINT "Nsub Ccm·-3J ••.••••.••• ";Nsub 
3690 PRINT "Nbkg (em· -3) ........... " ;Nbkg 
3700 PRINT "Tox <Angstrom).,,.· ••••• ";Tox*1.E+8 
3710 PRINT "L CumJ ••••••••.•.••• ~ •• ";L•1.E+4 
· 3720 PRINT "W <uml •••••••••.••••.. ,";W•1.E+4 
3730 PRINT • Nss <em' -2 > •••••••••••• " ; Nss 
'3740 PRINT "Temperature CKJ .• · •••••• ";Temp 
3 7 SO PRINT "=-__,.-=-"'"___,,.,...,...------------=--=--------:-----3760 PRINT "Cox <Ficm·2l •.••••••••• ";Cox · 
3770 PRINT "Vt CVJ •••••••••.•••..•• ~;Vt 
3700 PRINT "Egap CeVl .............. ";Egap 
3790· PRINT "Ni Ccm·-3> ............. ";N1 
3800 PRINT "Debye Length <cm) ••.•.• ";Ld · 
3810 PRINT "ALPHA (cm/V •• Sl ••.••••. ";Alph 
3820 PRINT "LAMBDA <V'.5l •••••••••• ";Lamb 
3830 PRINT "PHib CVJ ............... ";Phib 
3840 PRINT "PHims <V> .............. " ;Phims 
3~50 PRINT "Vfb <VJ •••••••••••••••• M;Vfb 
3860 PRINT "Vto <VJ •••••••.•.•••••• ";Vto 
3870 PRINT "Uoo Ccm·2/V•s) ••.•••••• " ;Uoo 
3880 PRINT "Ecritl CBulkl CV/cml •• ,";Ecrltl 
3890. PRINT "EcritN CV/cm) •••••••..• ";Ecritn 
3900 PRINT "vsat (cm/sl •••••••••.•• ";Vsat 
3910 PRINT "BETAo <AIV'2J •••••••••• ";Betao 
3920 PRINT "THETAs (1/Vl ••••••••••• ";Thetas 
3930 PRINT "THETAc (1/Vl •••••••.••• ";Thetae 
3940 PRINT " GAMMA .•••••••.•••••••• ":Gamma 
3950 PRINT " KAPPA ••••••••••••••••• ";Kappa 
3960 PRINT! Af ...•.....•.......... •;Af 
3970 PRINT" Bf •••••••••••••••••••• ";Bf 
3980 PRINT ".__,.,::--::,----------------------· 3990 PRINTER IS Screen 
..... : , • , , . .JI t , 1,. o • • .; o ., ' ' o '.• • ~ 1 f""' 
4000 RETURN 4010!########################################################################### 
4020 Creater: I 
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4030 OUTPUT Screen:Form_feed$ 
4040. PRINT TABXYC10,3>; 
4050 I SWEEP VBS 4060 p·~R.,IN~T~"~Vb~s-:~.~-------------------------------------------
4070 FOR K•t TO Nvb 
4080 Vbs•VbsmJ n+ !Vbsmax-Vb'smi n )il CK- I)/ !Nvb-1 + CNvb•t)) 
4090 Vrb•Csign•<2•PhJb-Vbs) 
•. 4100 PRINT TABXYCI0,4>; 
4110 PRINT USING "2CHD.30E,3X>";Vbs 
4120 PRINT TABXYC10,6>; ··:· 
4130 ! SWEEP VGS 4140 P~R .. IN~T~"~V~g-s~:------~V~d7s-s~:------~I~d~s-s~:-------g-d~s-s~:~"-------· 
4150 FOR J•1 TO Nvg 
4160 Vgs•Vgsmin+CVgsmax-Vgsmin)•CJ-1)/(Nvg-t+CNvg<•1)) 
4170 ! OBTAIN VDSS,IDSS AT VGS 
4180 GOSUB Vdssfind 
4190 Vds•Vdss 
4200 GOSUB Current 
4210 Idss·Id 
4220 Gdss•Gd 
4230 PRINT TABXYC10,7>; 
·4240 PRINT USING "3CHD.3DE,3Xl";Vgs,Vdss,Idss.Gdss 
4250 PRINT TABXYC10,9>; 
4260 1.~~~~--------~~--------~~----~~~~~·SWEEP VD 
.·!1270 .. PRINT " Vds: .Vth: . Id: Delta LIL: gds 
.. 
. . 
4280 FOR 1•1 TO Nvd 
4290 Vds•Vdsmin+CVdsmax-VdsmJnl*(l-ll/CNvd-l+(Nvd<•l)) 
4300 IF Stepmode$•"GATE" THEN Ind·I 
4310 IF StepmodeS•"BULK" THEN Ind•I+<J-1)*Nvd 
4320 GOSUB Vthfind 
.4330 VCindl·ABSCVds) 
4340 V1!Ind)•ABSCVgs) 





4400 Hm"" 1 
' ...... 
4410 IF Id<>O AND Gd<>O THEN Hm•CGd/Idl'2/CCsign*4*Gd/Id-2•Gdp/Gdl 
4420 IF Hm>•O THEN F3Clndl•SQR!Hm> 
4430 IF Hm<O THEN F3Cind>•1 
4440 PRINT TABXYC10,10>: 
4450 PRINT USING "4tHD.3DE,3X>";Vds,Vth,Id,X,Gd 
4460 NEXT I 
4470 IF Stepmode$•"GATE" THEN 
4480 XS•"VdsCV)" 
4490 Axes_flag•(Vgs•VgsmJn) 
4500 IF·HodeS•"CURRENT" THEN 
4510 YS·"Id CAl" 
4520 TS•"Id vs Vds" 
4530 CALL PlotrCVC*l,Current<•>,Nvd.ABSCVdsminl,ABS!Vdsmax>,ABSCids~ 
Jn)~ABSCidsmax),Axes_flag,XS,YS,TS,Title$,"LIN","LIN","LINE"> 
4540 ! CALL PlotrCCurrentt*l,F3C*l,Nvd,0,5.E-5,0,.5,Axes_flag,"Id <A>" 
,"F3","F3 vs Id",TitleS,"LIN","LIN","LINE"l 
4550 END IF 
4560 IF HodeS·"DELTA_L" THEN 
4570 YS•"DELTA L Cern>" 
4580 TS•"DELTA L vs Vds" 
4590 CALL PlotrCV<*l,Delta_lC•>.Nvd,ABS<Vdsmtnl.ABSCVdsmaxl,Oelmin,D 
el11ax ,Axes_f lag, X$, YS, l$, Title$, "LIN", "LIN", "LINE") . 
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4600 END IF 
4610 IF Hode$•"0UT CON" THEN 
4620 Y$• "Gds C mho )• 
4630 T$•"Gds vs Vds" 
4640 CALL PlotrCVI•l,GdsC•l,Nvd,ABS<Vdsminl,ABSCVdsmaxl,Gdsmin,Gdsma 
x,Axes_flag,X$,Y$,T$,Title$,"LIN","LOG","LINE"l 
4650 . END IF 
4660 END IF 
4670 NEXT J 
4680 IF Stepmode$•"8ULK" THEN 
4690 X$•"Vgs IVl" 
4700 Axes_flag•CVbs•Vbsmin) 
4710 IF Hode$•"CURRENT" THEN 
4720 Y$•"Id CAl" 
4730 T$•"Id vs .Vgs" 
4740 CALL PlotrCVIC•l,CurrentC*l,Nvg,ABSCVgsminl,ABSCVgsmaxl,ABSCidsminl 
,ABSCldsmaxl ,Axes_flag,X$,Y$, T$, Tl tle$, "LIN", "LIN", "LINE" l 
4750 END IF 
4760 IF Hode$•"DELTA L" THEN 
4770 Y$•"DELTA L Cern)" 
4780 T$•"DELTA L vs Vgs" 
·4790 · CALL PlotrCVI (1f) ,Del ta_l <• l ,Nvg,ABSCVgsmin) ,ABSCVgsmax) ,Delmi n,Delm 
ax,Axes_flag,X$,Y$,T$,Title$,"LIN","LIN","LINE"l . 
4800 END IF 
.'!1810 IF Hode$•"0UT_CON". THEN 
4820 Y$•"Gds Cmhol" 
.... .. . ,, .. -'' I - ' o ,., .. ~. . ......... 
4830 T$•"Gds vs Vgs" 
4840 CALL PlotrCVl C•l ,Gds(-~t) ,Nvg,ABSCVgsmlnl ,ABSCVgsmaxl.,O,Gdsmax,Axes_f 
lag,X$,Y$,T$,Title$,"LIN","LIN","LINE"> 
4850 END It 
4860 END IF 
4870 NEXT K 
4880 IF Printo$•"PAPER " THEN DUMP GRAPHICS 
4890 RETURN 4900 !########################################################################## 
·4910 Vthfind:!SUBROUTINE TO CALCULATE VTH . 
4920 Vth•Vbi+Csign•Lamb•SORCVrbl 
4930 RETURN 4940 !########################################################################## 





















1F ABSCVdss-Vdsl<.01 THEN RETURN 
Vds•Vdss 
GOSUB Vthf-1 nd 











IF Hodel$•"SPICF. " OR HodelS•"BOOTH " THEN 
Oelta•Lamb/C2•SORCVrbll I 2nd-ORDER TERN OF G 
Vx·Cstgn~CVgs-Vthl/C1~Delta) ! LONG-CHANNEL Vdss 
Us•Uoo/Cl+Csign*Thetas•CVgs-Vthll I SURFACE NOBILITY 












































































Vx•Csign*CVgs-Vfb) · I LONG-CHANNEL Vdss 










IF Avgs<·Avth THEN GOTO Subthreshold 
IF Avds<•Avdss THEN GOTO Linear 





































INTEGRAL COs/Cox) dVCy) 
INTEGRAL COb/Cox) dVCy) 
• • T.S.APPX. Ctst order>. 
• • T .S.APPX. C2nd order) 
u Degradation term 
• • CHURPHY VERSION> 





















5790 END IF 




5840 END IF 






5890 END IF · 
5900 RETURN 

















6080 END IF 
I 
cm/V • .5 
v·.s 
1/V •. 5 
1/V" .S 
· ! CORRECTED LENGTH FOR VSAT 
I DELTA"LIL 
I d<DELTA L/Ll/dVds 
! d2<DELTA L/Ll/dVds2 
I DRAIN CURRENT 
I OUTPUT CONDUCTANCE 
! 
I d(gds)/dVds 










61'70 END IF 




6220 END IF 
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